

Quartus II Design Flow: Basic Steps Summary

1. Required Files

```
$ pwd
/Users/talarico/VTut
$ ls -l
light.csv
light.v
light_tb.v
```

```
# File: light.csv (comma separated values)
# Pin Assignments

To, Direction, Location
x1, input, PIN_AB28
x2, input, PIN_AC28
f, output, PIN_E21
```

```
/*
  File: light.v
  Simple Tutorial to demonstrate the Verilog based design flow
  with Altera/Modelsim.
  The code implements a 2-input exor gate
*/

module light(x1,x2,f);
input x1,x2;
output f;

assign f = (x1 & ~x2) | (~x1 & x2);

endmodule
```

```

// File: light_tb.v
// Test Bench for the light module
// author: Claudio Talarico

`timescale 1ns / 1ns

module light_tb;

// inputs to device under test (DUT - i.e. RTL Hardware)
reg ain;
reg bin;
//outputs from DUT
wire cout;

// instantiate the DUT
light dut(
.x1( ain ),
.x2( bin ),
.f( cout )
);

// output the simulation in graphical format
initial
begin
    $dumpfile("light.vcd");
    $dumpvars(0, dut);
end

//initialize inputs to DUT
initial
begin
    ain = 0;
    bin = 0;
end

// generate ain values (ain test vectors)
always
begin
# 20 ain = ~ain;
end

// generate bin values (bin test vectors)
always
begin
# 40 bin = ~bin;
end

// output the simulation in textual format
initial
begin
    $monitor("At time %t, X1 is = %b, X2 is %b, F is %b",
            $time, ain, bin, cout);
end

```

```
// stop the simulation from running forever
initial
begin
  # 200 $stop;
end
endmodule
```

2. Create Project

A project consists of:

- * Project Name and Directory
- * Name of the top-level design **module**
- * Project Files and Libraries
- * Target Device Family and Device
- * EDA Tool Setting

File > New Project Wizard

Step 1.

Window Snip

Directory, Name, Top-Level Entity

What is the working directory for this project?

Z:\Users\talarico\VTut

What is the name of this project?

Vtut


What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

light


Use Existing Project Settings...

< Back Next > Finish Cancel Help

Step 2.



Step 3.



To modify a project use:

Project > Add/Remove Files in Project

To edit a new Verilog File with Quartus Text Editor use:

File > New > (Design Files > Verilog File)

Step 4.

Family, Device & Board Settings

Device | Board

Select the family and device you want to target for compilation.
You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: Cyclone IV E
Device: All

Target device

Auto device selected by the Fitter
 Specific device selected in 'Available devices' list
 Other: n/a

Show in 'Available devices' list

Package: Any
Pin count: Any
Core speed grade: Any
Name filter:
 Show advanced devices

Available devices:


Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit elements	PLI
EP4CE75F23C8L	1.0V	75408	293	293	2810880	400	4
EP4CE75F23C9L	1.0V	75408	293	293	2810880	400	4
EP4CE75F23I7	1.2V	75408	293	293	2810880	400	4
EP4CE75F23I8L	1.0V	75408	293	293	2810880	400	4
EP4CE75F29C6	1.2V	75408	427	427	2810880	400	4
EP4CE75F29C7	1.2V	75408	427	427	2810880	400	4
EP4CE75F29C8	1.2V	75408	427	427	2810880	400	4
EP4CE75F29C8L	1.0V	75408	427	427	2810880	400	4
EP4CE75F29C9L	1.0V	75408	427	427	2810880	400	4
EP4CE75F29I7	1.2V	75408	427	427	2810880	400	4
EP4CE75F29I8L	1.0V	75408	427	427	2810880	400	4
EP4CE75U19I7	1.2V	75408	293	293	2810880	400	4
EP4CE115F23C7	1.2V	114480	281	281	3981312	532	4
EP4CE115F23C8	1.2V	114480	281	281	3981312	532	4
EP4CE115F23C8L	1.0V	114480	281	281	3981312	532	4
EP4CE115F23C9L	1.0V	114480	281	281	3981312	532	4
EP4CE115F23I7	1.2V	114480	281	281	3981312	532	4
EP4CE115F23I8L	1.0V	114480	281	281	3981312	532	4
EP4CE115F29C7	1.2V	114480	529	529	3981312	532	4
EP4CE115F29C8	1.2V	114480	529	529	3981312	532	4
EP4CE115F29C8L	1.0V	114480	529	529	3981312	532	4

< Back Next Finish Cancel Help

Family: Cyclone IV E
Device: EP4CE115F29C7


To modify the FPGA family or the specific device use:
Assignments > Device


Step 5.



To modify the EDA Setting use:
Assignments > Settings

Step 6.





3. Files and Directories up to this point

```
$ ls -lp
VTut.qpf
db/
incremental_db/
light.cvs
light.qsf
light.v
light_nativelink_simulation.rpt
light_tb.v
output_files/
simulation/
```

```
$ cat VTut.qpf ← Quartus project file
QUARTUS_VERSION = "17.0"
DATE = "14:01:19 August 15, 2017"
# Revisions
PROJECT_REVISION = "light"
```

```
$ cat light.qsf ← Quartus settings file
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY light
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:01:19 AUGUST 15, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.2 Lite Edition"
```

```
set_global_assignment -name VERILOG_FILE light_tb.v
set_global_assignment -name VERILOG_FILE light.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
eda_simulation
```


4. Start Compiling the Design


Processing > Analyze Current File > Start > Analysis & Elaboration

Check syntax &
translate HDL into
generic Boolean
equations


Make sure to verify all Info/Warnings/Errors

Tools > Netlist Viewers > RTL viewer



Processing > Analyze Current File > Start > Analysis & Synthesis  Synthesize HDL into target Technology

Tools > Netlist Viewers > Technology Map Viewer (Post Mapping)




4. Pin Assignments

More often than not, the Pin Planner has issues loading automatically the pinout assignments saved in light.csv. Put the assignments in a text file light.txt and load it manually using:

Assignments > Import Assignments (file name light.txt)

```
$ cat light.txt
# Pin Assignments
```

```
To, Direction, Location
x1, input, PIN_AB28
x2, input, PIN_AC28
f, output, PIN_E21
```



The screenshot shows the Pin Planner software interface. The main window displays a pin grid for the Cyclone IV E-EP4CE115F29C7 device. The pin grid is color-coded according to the Pin Legend on the right. The legend includes symbols for User I/O (red circle), User assigned L... (green circle), Filter assigned L... (blue circle), Unbonded pad (grey circle), Reserved pin (purple circle), Other configura... (yellow circle), DEV_OE (red circle with 'E'), DEV_CLR (red circle with 'E'), DIFF_n (red circle with 'n'), DIFF_p (red circle with 'p'), DQ (red circle with 'D'), and DQS (red circle with 'S').

Below the pin grid is a table showing the pin assignments:

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	strict Preservator
Out f	Output	PIN_E21	7	B7_NO	2.5 V (default)		8mA (default)	2 (default)		
In x1	Input	PIN_AB28	5	B5_N1	2.5 V (default)		8mA (default)			
In x2	Input	PIN_AC28	5	B5_N2	2.5 V (default)		8mA (default)			
<<new node>>										

On the DE2-115 board, the input PIN_AB28 is physically mapped with the switch SW[0]


On the DE2-115 board, the input PIN_AC28 is physically mapped with the switch SW[1]

On the DE2-115 board, the output PIN_E21 is mapped with the green light emitting diode LEDG[0]

6. Continue Compiling the Design

Processing > Start > Start Fitter  Place & Route

Tools > Netlist Viewers > Technology Map Viewer (Post Fitting)



7. Simulation

Step 1.

Start Modelsim. The path to the executable should be located to something similar to:
C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/

For convenience create a shortcut to it:





Step 2.

File > New > Project

Project name: VTutSim

Project Location: Z:/Users/talarico/VTut/simulation/modelsim




Alternatively,

- 1) ignore the popup window (i.e., hit close),
- 2) switch from the Library Tab to the Project Tab and
- 3) select:

Project > Add to project > Existing File:

Z:/Users/talarico/VTut/light.vhd

Z:/Users/talarico/VTut/light_tb.vhd



If the files are not ready and you need to create them from scratch use:

Project > Add to project > New File.

Step 3.

Compile > compile all

Step 4.


In case you do not see the two compiled files under the work library, remove the work library. The work library will be regenerated with the correct info!

Simulate > Start Simulation

+ work

+ light

+ light_tb



vsim > view wave

vsim > add wave sim: /light_tb/*

vsim > run -all

The simulation runs forever!!!

To stop the simulation, you can use:

Simulate > break

A better approach is to automatically stop the simulation by using a \$stop statement in the testbench code.

A few other useful commands to remember are:

```
vsim > restart -force
```

```
vsim > run -all
```

```
vsim > wave zoomout
```

```
vsim > wave zoomfull
```

8. Finish Compiling the Design

Processing > Start > Assembler



Generating Programming files
(light.sof and light.jdi)

sof = SRAM object file

jdi = JTAG Debugging Information

9. View Reports

Make sure to read carefully the reports generated at each step of the design process.

The reports can be accessed through the Quartus' workspace window or directly in the output_files folder.


10. Programming and Configuring the FPGA

Before Programming the FPGA make sure to set the board in RUN mode (JTAG mode).

Tools > Programmer

Edit > Add File (Z:/Users/talarico/VTut/output_files/light.sof)

The hardware Setup must be USB-Blaster [USB-0]



11. Testing the Circuit on the Development Board

