
Introduction & Motivation

CPEN 230 – Introduction to Digital Logic



Common Applications

- Desktop Computers
- Notebooks
- Smartphones
- Embedded Systems









CPEN 230 Digital Logic

CPEN 231 Microcontrollers

> CPEN 342 Embedded Systems


CPEN/CPSC 431 Computer Architecture EENG 406 Integrated Circuits

CPEN 430 Digital Systems Design EENG 412 Digital Controls

EENG 422 Digital Communications


> EENG 424 Digital Signal Processing

Moore's Law




An estimate of the maximum number of transistors per chip over time.

Enabling Technology



A silicon wafer (courtesy of Altera Corp.).


 The focus of this class is on digital circuits: i.e. the interconnection of logic gates






An example of chip (CPU)

Figure 1.4 A digital hardware system (Part b).






The flow is iterative!



Unless you don't You don't trust your HDL coding skills you should first check that the functional simulation is correct and later run the synthesis

Figure 1. Typical CAD flow.



An FPGA (Field Programmable Gate Array) board.


Digital Abstraction

Key idea:

assume we have only two voltage levels


- (i.e., assume binary signals)
 - VDD <--> 1 <--> H
 - GND <--> 0 <--> L






Binary Waveforms

Assume we have a switch that when the control signal x is at VDD (x=1) the switch closes and when x is at GND (x=0) the switch opens









(a) Simple connection to a battery

х

V


Light





(b) Using a ground connection as the return path

Binary digits (bits)



If we "slice" the amplitude of our analog signal in 8 values, we need 3 binary signals (i.e. 3 bits) to represent it ($8 = 2^3$).

Decimal	Binary		
number	code		
0	0000		
1	0001		
2	0010		
3	0011		
4	0100		
5	0101		
6	0110		
7	0111		
8	1000		
9	1001		
10	1010		
11	1011		
12	1100		
13	1101		
14	1110		
15	1111		

Number Systems

1's column 10's column 100's column


1000's column

$num = \sum_{k=0}^{N-1} d_k R^k$


Decimal numbers




Binary numbers




Digital Abstraction: Voltage ranges of binary signals






A digital circuit is a "network" of logic gates (i.e. a bunch of logic gates wired together)






(c) NOT gate


The Basic Logic Gates: AND, OR, NOT



These three basic components are all you need to build any possible logic circuit you want




(b) The logical OR function (parallel connection)




(c) The logical NOT function

More Logic Gates: NAND, NOR, and BUFFER (inverting AND, OR, and NOT)



It turns out that instead of using the three basic gates (AND, OR, NOT) you can build any logic circuit you want also by using only NAND gates or only NOR gates

More Logic Gates: XOR, XNOR



- Y

Y


1


0


0


1

Beneath the Digital Abstraction










(a)







FIGURE 1.11 Inverter schematic (a) and symbol (b) $Y = \overline{A}$

(b)



(a)




FIGURE 1.12 2-input NAND gate schematic (a) and symbol (b) $Y = \overline{A \cdot B}$







FIGURE 1.16 2-input NOR gate schematic (a) and symbol (b) $Y = \overline{A + B}$




General CMOS Logic Gate




Logic Levels and Noise Margins






DC Transfer Characteristics



If gain < 1 the noise superimposed to a given level gets "attenuated"

VDD Scaling



- In 1970's and 1980's, V_{DD} = 5 V
- V_{DD} has dropped
 - Save power

$$P_d = \alpha \cdot C_L \cdot f_{clk} \cdot V_{DD}^2$$

- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
 - Be careful connecting chips with different supply voltages


Logic Family Examples

Logic Family	V _{DD}	V _{IL}	V _{IH}	V _{OL}	V _{OH}
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVCMOS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7

Bits, Bytes, Nibbles, Words, ...

Bits

Bytes & Nibbles



Bytes



most significant byte least significant byte ??


Hexadecimal Numbers

Hex Digit	Decimal Equivalent	Binary Equivalent
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
А	10	1010
В	11	1011
С	12	1100
D	13	1101
Е	14	1110
F	15	1111

Next Time

- Types of logic circuits: combinational circuits vs. sequential circuits
- Types of Integrated Circuits (ICs)
- Boolean Algebra

Combinational --> NOT Combinatorial




Common 74xx-series logic gates

Boolean Algebra

CPEN 230 – Introduction to Digital Logic

Review


x



2

• Binary (or Boolean or Digital or Logic) Signal (or Variable)






Review

Precedence of basic operations:


- Parenthesis
- NOT
- AND
- OR



A typical CAD Flow




AND and OR gates can have more than two inputs



"Composite" Boolean Functions (or Expressions)


• All Boolean Functions are formed by applying the basic operations to one or more variables or constants



Α	В	С	Y=A⋅B′+C
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

"Composite" Logic Functions: another example

- So far we have seen 4 ways to express Logic Functions:
 - Switches



• There is a fifth way called Karnaugh-maps (coming soon!)

7

1 1 0

1 1 1

1


1


Analysis and Synthesis of Logic Functions

<u>Analysis</u> Given a logic function, determine its behavior


<u>Synthesis</u> Given a desired behavior, design the logic function that implements it

Analysis of Logic Functions (1)







(b) Truth Table



Analysis of Logic Functions (2)






f and g behave exactly the same ! f and g are equivalent, but ... g is less "expensive" than f


It would be nice to have some systematic method to find out the less "expensive" implementation of a given logic function !

Types of Logic Circuits

• Combinational Circuits: the output values depend only on the present value of the inputs and not on past values.




 Sequential Circuits: the outputs depend on both the present and past input values



As a consequence, combinational circuits are "memory less", while sequential circuits requires storage elements (latches or flip-flops).

To build storage elements we need

a "feedback loop"





PCBs and Integrated Circuits

i i della	

- DIP = dual Inline Package
- SMD = Surface Mount Devices
- PLCC = Plastic Leaded Chip Carrier
- LQFP = Low-Profile Quad Flat Package
- PQFP = Plastic Quad Flat Package
- TQFP = Thin Quad Flat package
- FBGA = Fine-Pitch Ball Grid Array
- PGA = Pin Grid Array


- Standard ICs
- Programmable ICs
- Application Specific ICs






PGA2 Flip-Chip 478 Intel Pentium 4 processor (top and bottom views)

Standard Chips (e.g. 7400-series)








(b) Structure of 7404 chip

Implementation Example using Standard Chips

An implementation of $f = x_1 x_2 + \overline{x}_2 x_3$


Limitations of 7400 series standard ships:

- The function provided by each chip is fixed
- Each chip only contains a few logic gates



Programmable Logic Devices

Programmable Logic Devices – chips that contain relatively large amounts of logic circuits with a structure that is not fixed (the structure can be customized)




Programmable logic device as a black box

Types of Programmable Logic Devices

- There are several types of Programmable Logic Devices commercially available:
 - Programmable Logic Array (PLA)
 - Programmable Array Logic (PAL)
 - Complex Programmable Logic Devices (CPLDs)
 - Field-Programmable Gate Arrays (FPGA)
- Logic circuit elements in programmable logic devices can be customized (that is programmed) through the use of CAD tools

FPGA's internal fabric


• Both the basic logic cells (LUT) an the interconnections are programmable




Manipulating the Basic Boolean Functions

11

0







a b	a' b'	a' + b'
00	11	1
01	10	1
10	01	1
11	00	0

if we want we can use NAND gates for everything !

INVERTER





if we want we can use NOR gates for everything !

Boolean Algebra

<u>Objective:</u> Systematic way of manipulating Boolean expression

• One-Variable Theorems

$x \cdot 1 = x$	x + 0 = x				
$x \cdot 0 = 0$	<i>x</i> + 1 = 1				
$x \cdot x = x$	x + x = x				
$x \cdot x' = 0$	x + x' = 1				
(x')' = x					

Boolean Algebra

• Two and Three-Variable Theorems

$x + x \cdot y = x$	$x \cdot (x + y) = x$	absorption (a.k.a. covering)
$x \cdot y + x \cdot y' = x$	(x+y)(x+y') = x	combining
$(x \cdot y)' = x' + y'$	$(x+y)' = x' \cdot y'$	De Morgan
$x \cdot y = y \cdot x$	x + y = y + x	commutative
$(x \cdot y) \cdot z = x \cdot (y \cdot z)$	(x+y) + z = x + (y+z)	associative
$x \cdot (y+z) = x \cdot y + x \cdot z$	$x + (y \cdot z) = (x + y) \cdot (x + z)$	distributive
$x' \cdot y + x \cdot z = x' \cdot y + x \cdot z + y \cdot z$	(x'+y)(x+z) = (x'+y)(x+z)(y+z)	consensus (muxing)

• Duality Principle

If a Boolean function f is true then the dual function f_D is also true. The dual of a logic function f is the function f_D derived from f by swapping "+" with "•", "•" with "+", "0" with "1" and "1" with "0".

Boolean Algebra

• N-Variable Theorems

$(x_1 + x_2 + x_3 + \dots + x_N)' = x_1' \cdot x_2' \cdot x_3' \cdot \dots \cdot x_N'$	De Morgan
$(x_1 \cdot x_2 \cdot x_3 \cdot \dots \cdot x_N)' = x_1' + x_2' + x_3' + \dots + x_N'$	Theorem
$f(x_1, x_2, x_3, \dots, x_N) = x_1' \cdot f(0, x_2, x_3, \dots, x_N) + x_1 \cdot f(1, x_2, x_3, \dots, x_N)$	Shannon Expansion
$f(x_1, x_2, x_3, \dots, x_N) = [x_1' + f(1, x_2, x_3, \dots, x_N)] \cdot [x_1 + f(0, x_2, x_3, \dots, x_N)]$	Theorem

DeMorgan Theorem:

The **complement** of the **product** is the **sum** of the **complements**.

Dual:


The **complement** of the **sum** is the **product** of the **complements**.

$$\begin{array}{c} A \\ B \\ \hline \end{array} \\ \hline \\ A \\ B \\ \hline \end{array} \\ \hline \\ -Y \end{array} Y = \overline{A \cdot B} = \overline{A} + \overline{B}$$


Next Time


- Standard Form Representations of Logic Functions:
 - SOP
 - POS
 - min terms
 - max terms


Consensus (a practical perspective)




 $f = a \cdot s + b \cdot \bar{s}$










Example. Prove Combining Theorem


 $x \cdot y + x \cdot y' = x \cdot (y + y') = x \cdot 1 = x$ $(x + y) \cdot (x + y') = x \cdot x + x \cdot y + x \cdot y' + y \cdot y' = x + x \cdot (y + y') + 0 = x + x \cdot 1 + 0 = x$

Example. Prove Absorption Theorem

$$x + x \cdot y = x \cdot (y + y') + x \cdot y = x \cdot y + x \cdot y' + x \cdot y = x \cdot y + x \cdot y' = x$$

$$x \cdot (x + y) = x \cdot x + x \cdot y = x + x \cdot y = x \cdot (y + y') + x \cdot y = x \cdot y + x \cdot y' + x \cdot y = x \cdot y + x \cdot y' = x$$





An addition tool to gain insight into a logic equation is to use <u>Venn Diagrams</u> from set theory

x + x'y = x + y

How to Prove ?

- Method 1: Perfect induction
- Method 2: Use other theorems and axioms to simplify the equation
 - Make one side of the equation look like the other

What does Perfect Induction mean ?

- Despite the "fancy" name this is the most obvious solution
- Also called: **proof by exhaustion**
- Check every possible input value
- If two expressions produce the same value for every possible input combination, the expressions are equal

Standard Forms

CPEN 230 – Introduction to Digital Logic

Review: Boolean Algebra

One-Variable Theorems

$x \cdot 1 = x$	x + 0 = x
$x \cdot 0 = 0$	<i>x</i> + 1 = 1
$x \cdot x = x$	x + x = x
$x \cdot x' = 0$	x + x' = 1
(x')' = x	

Two and Three- Variable Theorems

$x + x \cdot y = x$	$x \cdot (x + y) = x$	absorption (a.k.a. covering)
$x \cdot y + x \cdot y' = x$	(x+y)(x+y') = x	combining
$x + x' \cdot y = x + y$	$x \cdot (x' + y) = x \cdot y$	"simplification"
$(x \cdot y)' = x' + y'$	$(x+y)' = x' \cdot y'$	De Morgan
$x \cdot y = y \cdot x$	x + y = y + x	commutative
$(x \cdot y) \cdot z = x \cdot (y \cdot z)$	(x+y) + z = x + (y+z)	associative
$x \cdot (y+z) = x \cdot y + x \cdot z$	$x + (y \cdot z) = (x + y) \cdot (x + z)$	distributive
$x' \cdot y + x \cdot z = x' \cdot y + x \cdot z + y \cdot z$	(x' + y)(x + z) = (x' + y)(x + z)(y + z)	consensus (muxing)

Review: Boolean Algebra

Duality Principle

If a Boolean function f is true then the dual function f_D is also true. The dual of a logic function f is the function f_D derived from f by swapping "+" with "•", "•" with "+", "0" with "1" and "1" with "0".

N-Variable Theorems

$(x_1 + x_2 + x_3 + \dots + x_N)' = x_1' \cdot x_2' \cdot x_3' \cdot \dots \cdot x_N'$	De Morgan Theorem
$\frac{(x_1 \cdot x_2 \cdot x_3 \cdot \dots \cdot x_N)' = x_1' + x_2' + x_3' + \dots + x_N'}{f(x_1, x_2, x_3, \dots, x_N) = x_1' \cdot f(0, x_2, x_3, \dots, x_N) + x_1 \cdot f(1, x_2, x_3, \dots, x_N)}$	Shannon Expansion
$\frac{f(x_1, x_2, x_3, \dots, x_N) - x_1 \cdot f(0, x_2, x_3, \dots, x_N) + x_1 \cdot f(1, x_2, x_3, \dots, x_N)}{f(x_1, x_2, x_3, \dots, x_N) = [x_1' + f(1, x_2, x_3, \dots, x_N)] \cdot [x_1 + f(0, x_2, x_3, \dots, x_N)]}$	Theorem
$[f(x_1, x_2, x_3, \dots, x_N) = [x_1 + f(1, x_2, x_3, \dots, x_N)] \cdot [x_1 + f(0, x_2, x_3, \dots, x_N)]$	

Truth Tables: min-terms and max-terms

For an N-input function a truth table has 2^N rows (= 2^N minterms = 2^N maxterms)

Row #	$\mathbf{x}_{2} \mathbf{x}_{1} \mathbf{x}_{0}$	f	Minterm	Maxterm
0	000		$m_0 = \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$	$M_0 = x_2 + x_1 + x_0 = \overline{m_0}$
1	001		$m_1 = \overline{x_2} \cdot \overline{x_1} \cdot x_0$	$M_1 = x_2 + x_1 + \overline{x_0} = \overline{m_1}$
2	010		$m_2 = \overline{x_2} \cdot x_1 \cdot \overline{x_0}$	$M_2 = x_2 + \overline{x_1} + x_0 = \overline{m_2}$
3	011		$m_3 = \overline{x_2} \cdot x_1 \cdot x_0$	$M_3 = x_2 + \overline{x_1} + \overline{x_0} = \overline{m_3}$
4	100		$m_4 = x_2 \cdot \overline{x_1} \cdot \overline{x_0}$	$M_4 = \overline{x_2} + x_1 + x_0 = \overline{m_4}$
5	101		$m_5 = x_2 \cdot \overline{x_1} \cdot x_0$	$M_5 = \overline{x_2} + x_1 + \overline{x_0} = \overline{m_5}$
6	110		$m_6 = x_2 \cdot x_1 \cdot \overline{x_0}$	$M_6 = \overline{x_2} + \overline{x_1} + x_0 = \overline{m_6}$
7	111		$m_7 = x_2 \cdot x_1 \cdot x_0$	$M_7 = \overline{x_2} + \overline{x_1} + \overline{x_0} = \overline{m_7}$

Terminology

• Literal

Any occurrence of a variable, either in its direct form (e.g. a) or in its complemented form (e.g. \bar{a})

• Product Term

A product (AND operation) of two or more literals (e.g. ab, $a\overline{a}$, $\overline{a}b$, $\overline{a}bc$, ...)

• Sum Term

A sum (OR operation) of two or more literals (e.g. $\overline{a} + b$, $\overline{a} + b$, a + b + c, c + c, ...)

• Minterm

Given a function of N-input variables, a minterm is a product term of N literals with one literal for each input variable. (Example: given a function of three input variables $\overline{a}bc$ is a min term, but $\overline{a}b$ or $\overline{a}ab$ are not)

• Maxterm

Given a function of N-input variables, a maxterm is a sum term of N literals with one literal for each input variable.

Minterms and maxterms: example

Row #	$\mathbf{x}_{2} \mathbf{x}_{1} \mathbf{x}_{0}$	f	Minterm	Maxterm
0	000	1	$m_0 = \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$	$M_0 = x_2 + x_1 + x_0 = \overline{m_0}$
1	001	1	$m_1 = \overline{x_2} \cdot \overline{x_1} \cdot x_0$	$M_1 = x_2 + x_1 + \overline{x_0} = \overline{m_1}$
2	010	0	$m_2 = \overline{x_2} \cdot x_1 \cdot \overline{x_0}$	$M_2 = x_2 + \overline{x_1} + x_0 = \overline{m_2}$
3	011	0	$m_3 = \overline{x_2} \cdot x_1 \cdot x_0$	$M_3 = x_2 + \overline{x_1} + \overline{x_0} = \overline{m_3}$
4	100	0	$m_4 = x_2 \cdot \overline{x_1} \cdot \overline{x_0}$	$M_4 = \overline{x_2} + x_1 + x_0 = \overline{m_4}$
5	101	0	$m_5 = x_2 \cdot \overline{x_1} \cdot x_0$	$M_5 = \overline{x_2} + x_1 + \overline{x_0} = \overline{m_5}$
6	110	0	$m_6 = x_2 \cdot x_1 \cdot \overline{x_0}$	$M_6 = \overline{x_2} + \overline{x_1} + x_0 = \overline{m_6}$
7	111	0	$m_7 = x_2 \cdot x_1 \cdot x_0$	$M_7 = \overline{x_2} + \overline{x_1} + \overline{x_0} = \overline{m_7}$

If a function f is specified in the form of a Truth Table, then an expression that realizes f can be obtained either by considering the rows in the table for which f=1 or by considering the rows for which f=0

$$f = m_0 + m_1 = (m_2 + m_3 + m_4 + m_5 + m_6 + m_7)' = (\overline{m_2} \cdot \overline{m_3} \cdot \overline{m_4} \cdot \overline{m_5} \cdot \overline{m_6} \cdot \overline{m_7})''$$

= $M_2 \cdot M_3 \cdot M_4 \cdot M_5 \cdot M_6 \cdot M_7$

6

Minterms and maxterms: example

Row #	$\mathbf{x}_{2} \mathbf{x}_{1} \mathbf{x}_{0}$	f	Minterm	Maxterm
0	000	1	$m_0 = \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$	$M_0 = x_2 + x_1 + x_0 = \overline{m_0}$
1	001	1	$m_1 = \overline{x_2} \cdot \overline{x_1} \cdot x_0$	$M_1 = x_2 + x_1 + \overline{x_0} = \overline{m_1}$
2	010	0	$m_2 = \overline{x_2} \cdot x_1 \cdot \overline{x_0}$	$M_2 = x_2 + \overline{x_1} + x_0 = \overline{m_2}$
3	011	0	$m_3 = \overline{x_2} \cdot x_1 \cdot x_0$	$M_3 = x_2 + \overline{x_1} + \overline{x_0} = \overline{m_3}$
4	100	0	$m_4 = x_2 \cdot \overline{x_1} \cdot \overline{x_0}$	$M_4 = \overline{x_2} + x_1 + x_0 = \overline{m_4}$
5	101	0	$m_5 = x_2 \cdot \overline{x_1} \cdot x_0$	$M_5 = \overline{x_2} + x_1 + \overline{x_0} = \overline{m_5}$
6	110	0	$m_6 = x_2 \cdot x_1 \cdot \overline{x_0}$	$M_6 = \overline{x_2} + \overline{x_1} + x_0 = \overline{m_6}$
7	111	0	$m_7 = x_2 \cdot x_1 \cdot x_0$	$M_7 = \overline{x_2} + \overline{x_1} + \overline{x_0} = \overline{m_7}$

$$f = \sum m(0,1) = \prod M(2,3,4,5,6,7)$$

7

Sum-of-Products (SOPs) and Product-of-Sums (POSs)

Any Boolean function *f* can be expressed either as a sum of product terms (SOPs) or as a product of sum terms (POSs)


- If all the product terms in the SOP are minterms then the expression is called a normal (or canonical or standard) form SOP
- If all the sum terms in the POS are maxterms then the expression is called a normal (or canonical or standard) form POS

Example

$$f(x_2, x_2, x_1) = \sum m(0,1) = x_2' x_1' x_0' + x_2' x_1' x_0 = (x_2' x_1') (x_0' + x_0) = x_2' x_1'$$
canonical SOP form
non-canonical SOP form

Minterms and maxterms

Row #	$\mathbf{x}_{2} \mathbf{x}_{1} \mathbf{x}_{0}$	f	Minterm	Maxterm
0	000	0	$m_0 = \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$	$M_0 = x_2 + x_1 + x_0 = \overline{m_0}$
1	001	0	$m_1 = \overline{x_2} \cdot \overline{x_1} \cdot x_0$	$M_1 = x_2 + x_1 + \overline{x_0} = \overline{m_1}$
2	010	0	$m_2 = \overline{x_2} \cdot x_1 \cdot \overline{x_0}$	$M_2 = x_2 + \overline{x_1} + x_0 = \overline{m_2}$
3	011	0	$m_3 = \overline{x_2} \cdot x_1 \cdot x_0$	$M_3 = x_2 + \overline{x_1} + \overline{x_0} = \overline{m_3}$
4	100	1	$m_4 = x_2 \cdot \overline{x_1} \cdot \overline{x_0}$	$M_4 = \overline{x_2} + x_1 + x_0 = \overline{m_4}$
5	101	0	$m_5 = x_2 \cdot \overline{x_1} \cdot x_0$	$M_5 = \overline{x_2} + x_1 + \overline{x_0} = \overline{m_5}$
6	110	0	$m_6 = x_2 \cdot x_1 \cdot \overline{x_0}$	$M_6 = \overline{x_2} + \overline{x_1} + x_0 = \overline{m_6}$
7	111	0	$m_7 = x_2 \cdot x_1 \cdot x_0$	$M_7 = \overline{x_2} + \overline{x_1} + \overline{x_0} = \overline{m_7}$



Each minterm "touches" only one row of the truth table (e.g. m_4)

Each maxterm "touches" all but one row of the table (e.g. $M_4 = \overline{m_4}$ so it touches: m_0 ; m_1 ; m_2 ; m_3 ; m_5 ; m_6 and m_7)

9

Simplyfing an Equation

Reducing an equation to the **fewest number of implicants**, where each implicant has the **fewest literals**

Recall:


- Implicant: product of literals

ABC, AC, BC

Literal: variable or its complement
 A, A', B, B', C, C'


Also called *minimizing* the equation

if	(S	==	0)			
Y	<=	D0;	;			
else						
Y	<=	D1;	;			



S

Design Example: Multiplexer




$$Y = \sum m(1,3,6,7) =$$

$$= S \cdot D_1 \cdot D_0 + S \cdot D_1 \cdot D_0 + S \cdot D_1 \cdot D_0 + S \cdot D_1 \cdot D_0 =$$

= $\overline{S} \cdot D_0 \cdot (\overline{D_1} + D_1) + S \cdot D_1 \cdot (\overline{D_0} + D_0) = \overline{S} \cdot D_0 + S \cdot D_1$
= 1 = 1


Design Example: Three way light control



SOP realization

 $f(x_1, x_2, x_3) = m_1 + m_2 + m_4 + m_7 = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot \overline{x_3} + x_1 \cdot \overline{x_2} \cdot \overline{x_3} + x_1 \cdot x_2 \cdot x_3$

Design Example: Three way light control




POS realization

 $f(x_1, x_2, x_3) = M_0 \cdot M_3 \cdot M_5 \cdot M_6 = (x_1 + x_2 + x_3) \cdot (x_1 + \overline{x_2} + \overline{x_3}) \cdot (\overline{x_1} + x_2 + \overline{x_3}) \cdot (\overline{x_1} + \overline{x_2} + x_3)$


13

NAND-NAND circuits (pushing bubbles)



Using NAND gates to implement a sum-of-products.

NOR-NOR circuits (pushing bubbles)





Using NOR gates to implement a product-of sums.

Bubble Pushing

• Backward:

- Body gets "squished" (changes shape)
- Adds bubbles to inputs






• Forward:


- Body gets "squished" (changes shape)
- Adds bubble to output




NAND-NAND vs. NOR-NOR


 The propagation delay through a logic gate is proportional to the RC of the switches involved in delivering the desired logic level (either V_{DD} or GND) to the output. The switches (MOS transistors) are not ideal: they have R and C associated to them (the PMOS transistors have more R than the NMOS transistors)









<u>2-input CMOS NOR gate</u>




17


Building multiple-input NAND gates using 2-input NAND gates (pushing bubbles)





Building multiple-input NOR gates using 2-input NOR gates (pushing bubbles)





Next Time

- A first look at Verilog
- K-maps
- Minimization of Boolean Equations using K-maps
- Multiple Drivers (contention Value: X)
- Tri-state Buffer (high impedance state: Z)

K-maps and minimization


CPEN 230 – Introduction to Digital Logic

Review: minterms, maxterms, SOP form and POS form

Row #	$\mathbf{x}_{2} \mathbf{x}_{1} \mathbf{x}_{0}$	f	Minterm	Maxterm
0	000	1	$m_0 = \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$	$M_0 = x_2 + x_1 + x_0 = \overline{m_0}$
1	001	1	$m_1 = \overline{x_2} \cdot \overline{x_1} \cdot x_0$	$M_1 = x_2 + x_1 + \overline{x_0} = \overline{m_1}$
2	010	0	$m_2 = \overline{x_2} \cdot x_1 \cdot \overline{x_0}$	$M_2 = x_2 + \overline{x_1} + x_0 = \overline{m_2}$
3	011	0	$m_3 = \overline{x_2} \cdot x_1 \cdot x_0$	$M_3 = x_2 + \overline{x_1} + \overline{x_0} = \overline{m_3}$
4	100	0	$m_4 = x_2 \cdot \overline{x_1} \cdot \overline{x_0}$	$M_4 = \overline{x_2} + x_1 + x_0 = \overline{m_4}$
5	101	0	$m_5 = x_2 \cdot \overline{x_1} \cdot x_0$	$M_5 = \overline{x_2} + x_1 + \overline{x_0} = \overline{m_5}$
6	110	0	$m_6 = x_2 \cdot x_1 \cdot \overline{x_0}$	$M_6 = \overline{x_2} + \overline{x_1} + x_0 = \overline{m_6}$
7	111	0	$m_7 = x_2 \cdot x_1 \cdot x_0$	$M_7 = \overline{x_2} + \overline{x_1} + \overline{x_0} = \overline{m_7}$

$$f = \sum m(0,1) = \prod M(2,3,4,5,6,7)$$

2




```
// set time format to be ns
// filename: mux21 tb.v
                                                  initial $timeformat(-9, 1, "ns", 10);
// verify the functionality of mux21.v
                                                  /*
                                                   * $timeformat(unit, precision, "unit", minwidth);
// set time tick units and precision to ns
                                                   * unit is the base that time is to be displayed, from 0 to -15 (s to fs)
'timescale 1ns / 1ns
                                                   * precision is the number of decimal points to display
                                                   * "unit" is a string appended to the time, such as " ns".
module mux21_tb;
                                                   * minwidth is the minimum number of characters that will be displayed.
                                                   */
  // UUT inputs
                                                  // output the simulation in graphical format
  reg s;
                                                  initial begin
  reg d0;
                                                    $dumpfile("mux21.vcd");
  reg d1;
                                                    $dumpvars(0, mux21 tb);
  // UUT outputs
  wire f, y;
                                                  end
                                                  // generate test patterns
  // variables
                                                  initial begin
  integer i;
                                                    i = 0;
                                                    repeat (8) begin
  // instantiate the unit under test (UUT)
                                                      \{s, d1, d0\} = i;
  mux21 uut(
                                                      #1;
    .<mark>s</mark>(s),
                                                      i = i+1;
    .d1(d1),
                                                    end
    .d0(d0),
                                                    $finish;
    .<u>f</u>(f),
                                                  end
    •<mark>y</mark>(y)
  );
                                                  // output the simulation in textual format
                                                  initial begin
  // initialize inputs
                                                    $display("time s d0 d1 f y");
                                                                                               // output table: header
  initial begin
                                                    $display("------"); // output table: header
$monitor("%4d %1d %1d %1d %1d %1d", // output table: signal formatting
    s = 0;
    d1 = 0;
                                                                                               // output table: signals
                                                      $time, s, d0, d1, f, y);
    d0 = 0;
                                                  end
  end
                                                endmodule
```

4

A first look at Verilog (iverilog and GTKwave)

- iverilog -o design mux21.v mux21_tb.v \$
- \$ vvp design
- \$ gtkwave mux21.vcd



A first look at Verilog (Modelsim)


VSIM 2> Now: 8 ns Delta: 0

runmux.scr	ModelSim - INTEL FPGA STARTER EDITION 10.5b 💿 🗐 😣						
1 unmux : 3C1	<u>Eile E</u> dit <u>V</u> iew <u>C</u> ompile <u>S</u> imulate A <u>d</u> d St<u>r</u>ucture T <u>o</u> ols Layo <u>u</u> t Boo <u>k</u> marks <u>W</u> indow <u>H</u> elp						
#!/bin/bash							
vlib work	Layout Simulate 🗸 ColumnLayout AllColumns 🗸 🥵 🖧 🖓 🖓 🖓 🥵 🥵 🖓 🖓 🖓 👘 🖓 👘 🖓 👘 🖓 👘 🖓						
vlog –work work "./mux21.v"	_ 같 날 관 관 권 코 코 글 3+ + - K + 중+ Search: 🔽 🖉 總裁 🐡 영 영 역 은 삶 형 🏾 💵 ■ 『 」 」 🗶 米 因 🐐						
vlog -work work "./mux21_tb.v"	👰 sim - Default :						
vsim work.mux21_tb -do simmux.do	▼ Instance Design unit Design unit Top Category ▼ N ™ ■ Now ♥ ↓ ↓ Msgs □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □						
	Ultrating and the second secon						
	K #vsim_capacity # Capacity Statistics						
simmux.do							
restart –f							
add wave sim:/mux21_tb/* run –all							
	Active) :::::: ± ♂ × Name						
# quit	#INITIAL#52						
\$./runmux.scr							
	At a second sec	<u> </u>					
		+ # ×					
	# Time: 8 ns Iteration: 0 Instance: /mux21_tb						
	<pre># 1 # Break in Module mux21_tb at ./mux21_tb.v line 59</pre>						

sim:/mux21 tb/uut/#ASSIGN#10

A first look at Verilog (Quartus)

\$ quartus mux21.qpf



From Verilog code (Boolean equations) to gates

Use RTL Viewer to check the circuit synthesized

Two-variable Karnaugh Map


ху


00

01


10


11





f





 $f = \bar{x} \cdot y + x \cdot \bar{y} = x \oplus y$


ху g x ′ х 00 0 1 0 0 01 1 0 0 10 0 1 1 11 1

$$g = \bar{x} \cdot y + x \cdot y = y \cdot (\bar{x} + x) = y$$


combining theorem

The K-map makes much easier to "visualize" that there is an opportunity to simplify the logic equation (eliminate a variable using the combining theorem)

Digression: XOR (^) and XNOR (~^) gates







SOP implementation of XOR

$$De \ Morgan$$


$$f = x \oplus y = \bar{x} \cdot y + x \cdot \bar{y} = [(x + \bar{y}) \cdot (\bar{x} + y)]'$$

$$f' = \overline{x \oplus y} = \bar{x} \cdot \bar{y} + x \cdot y = \overline{\bar{x} \cdot y + x \cdot \bar{y}} = (x + \bar{y}) \cdot (\bar{x} + y)$$

$$Read \ the \ K-Map \qquad "Flip" \ the \ expressions \ of f$$

$$minterms \ that$$


$$are \ at \ 0$$



mux-based implementation of XOR

9

Digression: XOR and XNOR gates



$$f = x \bigoplus y = \bar{x} \cdot y + x \cdot \bar{y}$$
$$f' = \overline{x \bigoplus y} = \bar{x} \cdot \bar{y} + x \cdot y \triangleq x \odot y$$

The XNOR is also called the $\emph{coincidence}$ operator \odot

XOR and XNOR properties

$$f = x \oplus y = \overline{x} \cdot y + x \cdot \overline{y} = [(x + \overline{y}) \cdot (\overline{x} + y)]'$$

$$f' = \overline{x \oplus y} = \overline{x} \cdot \overline{y} + x \cdot y = \overline{\overline{x} \cdot y + x \cdot \overline{y}} = (x + \overline{y}) \cdot (\overline{x} + y)$$

$$\bigcup$$

$$x \oplus 0 = x (= x \cdot 1 + x' \cdot 0)$$

$$x \oplus 1 = x' (= x \cdot 0 + x' \cdot 1)$$

$$x \oplus x = 0$$

$$x \oplus x' = 1$$

$$x \oplus y = y \oplus x$$


$$x \oplus y \oplus z = (x \oplus y) \oplus z = x \oplus (y \oplus z)$$


$$x(y \oplus z) = xy \oplus xz)$$


$$x \oplus y' = (x' \cdot y' + x \cdot y'') = \overline{x \oplus y} = x' \oplus y (= x' \cdot y' + x'' \cdot y)$$

1	1
	Т

Three-variable Karnaugh Map










coordinates = (x, y, z)


- Clusters of 1 square are minterms
- Clusters of 2 squares eliminate one variable
- Clusters of 4 squares eliminate two variables
- Clusters of 8 squares eliminate three variables
- ...


Logic minimization with K-maps














K-map minimization rules

- Each cluster must span a power of 2 (i.e. 1, 2, 4) squares in each direction
- Each cluster must be as large as possible
- A cluster may wrap around the edges of the K-map
- A one in a K-map may be clustered multiple times
- A "don't care" (*d or* –) is clustered only if it helps minimize the equation


K-Map definitions (1)

- The basic principle for simplifying SOPs equations is to combine terms using the relationship P·A+P·A'=P (where P may be any product of literals)
- Implicant = product of literals
- An equation in SOP form is minimized if it uses the least expensive set of implicants
- An implicant is called a prime implicant if it cannot be combined with any other implicants to form a new implicant with fewer literals (prime implicants correspond to the largest K-map clusters).
- The implicants in a minimized equation must all be prime implicants, otherwise, they could be combined to reduce the number of literals. However, not all existing prime implicants are needed in forming a minimized equation.

K-Map definitions (2)

 An essential prime implicant is a prime implicant that cover an output of the function that no combination of other prime implicants is able to cover


<u>Example</u>



x • y is a prime implicant,however is not necessary


• Certain functions may have more than one minimized SOP form


Four-variable K-Map





Y = C'A' + DB' + CB'A + D'BA'

Four-variable K-Map (few more examples)











The function f_4 has two possible SOP minimal forms

Five-variable K-Map



This is nothing else than a "graphical representation" of Shannon Expansion's Theorem

Incompletely specified functions (don't cares)



Sometimes the specification of the digital system we want to design guarantees that certain set of input patterns (i.e. minterms) will never be used.

$$Y = \sum m(0,2,6,8,9,12,13) + \sum d(3,5,7,11,15)$$

$$Y = D + B + \overline{C} \overline{A}$$

NOTE: besides d and – sometimes people have also the unfortunate habit to mark don't cares with X


Map Entered Variables

- With more than 5 variables the K-map rapidly becomes unmanageable. Entering variables in the map reduces the required map size, thereby extending K-maps practical usefulness.
- In general if a variable P_i is placed in square m_k of a map, this means that F = 1 when $P_i = 1$ and the variables of the map are chosen so that $m_k = 1$. Given a map with variables $P1, P2, \ldots$, entered into some of the squares, the minimum sum-of-products (MS) expression for F is:


$$F = MS_0 + P_1 \cdot MS_1 + P_2 \cdot MS_2 + \cdots$$


where:

 MS_0 is the minimum sum obtained by setting $P1 = P2 = \cdots = 0$. MS1 is the minimum sum obtained by setting P1 = 1, Pj = 0 ($j \neq 1$), and replacing all 1's on the map with don't-cares. MS2 is the minimum sum obtained by setting P2 = 1, Pj = 0 ($j \neq 2$) and replacing all 1's on the map with don't-cares.



Map Entered Variables






$$f = MS_0 + MS_1 + MS_2 = z'y + \underbrace{zx'}_{x'} + wx' + w'z = z'y + wx' + w'z$$

$$zx' \text{ is a consensus term w.r.t.}$$

$$wx' \text{ and } w'z$$


22

Contention (illegal or indeterminate value X)




NOTE: When you see a "X" careful with the meaning: the notation X is over-abused ! Sometime X is also used for meaning don't care and sometime for meaning undefined (undefined U is different than indeterminate !)

Floating Value (Z = High Impedance)



© 2007 Elsevier, Inc. All rights reserved


Tri-state buffer



Α	Y
0	Z
1	Z
0	1
1	0
1	[a tri
	0 1 0 1


Y

<u>Tri-state buffer</u>



This is **NOT** a tri-state buffer! It is a tri-state inverter


Open Drain Buffer



Next Time

- Multiple-output circuits
- Binary Representations and Binary Arithmetic

Problem



 $MS_0 = w'xy' + wx'yz$ (a=1) $MS_1 = axy'$ (bc=1) $MS_2 = bcw'y'z$ (d+ef=1) $MS_3 = (d + ef)x'yz$


$$F = w'xy' + wx'yz + axy' + bcw'y'z + (d + ef)x'yz$$


Binary Representations and Arithmetic

CPEN 230 – Introduction to Digital Logic

Review: first steps in Verilog


- RTL code for the entry of the circuit (Hardware Implementation)
- Behavioral code the testbench (Verification of Functionality)






Review: from equations to gates

• Equations in SOP and POS form result in 2-level logic circuits



• Minimal SOP and POS are not necessarily the only option nor the



... And, at least for now, let's sweep the issue of speed under the rug!

\ / !		•			1
\/pri	$\int \sigma$		VOIIT	tripnd	
VCII	IUg	I S	your	friend	•

// filename: level3.v
// example showing 4-level logic function vs. SOP

module level3(a,b,c,d,e,y,z);
input a, b, c, d, e;


output y, z;

wire n1, n2, n3;

assign n1 = ~(a & b); assign n2 = ~(c & d); assign n3 = ~(n1 & n2);

assign y = (n3 & e); // 4-level nand-nand assign <math>z = (a & b & e) | (c & d & e); // sop

endmodule



... both for enhancing understanding


and sparing tedious work

row	abcde	у	z
0	00000	0	0
1	00001	0	0
2	00010	0	0
3	00011	0	0
4	00100	0	0
5	00101	0	0
1 2 3 4 5 6 7	00110	0	0
7	00111	1	1
8	01000	0	0
9	01001	0	0
10	01010	0	0
11	01011	0	0
12	01100	0	0
13	01101	0	0
14	01110	0	0
15	01111	1	1
16 17	10000	0	0
17	10001	0	0
18	10010	0	0
19	10011	0	0
20	10100	0	0
21	10101	0	0
22	10110	0	0
23	10111	1	1
24	11000	0	0
25	11001	1	1
26 27	11010	0	0
27	11011	1	1
28	11100	0	0
29	11101	1	1
30	11110	0	0
31	11111	1	1

CDAB	Y
0000	1
0001	1
0010	1
0011	0
0100	1
0101	0
0110	0
0111	0
1000	1
1001	0
1010	0
1011	0
1100	1
1101	0
1110	0
11 <mark>11</mark>	0


Review: from equations to gates

• "Just another brick in the wall": building logic circuits using muxes



Expressing Boolean functions in terms of if-else statements and case statements is usually more "natural" than any other approach.

```
Y = A' \cdot B' + A' \cdot C' \cdot D' + B' \cdot C' \cdot D'
```





6

C, D

A, B

Review: K-maps and minimization






$$f = MS_0 + MS_1 + MS_2 = z'y + \underbrace{zx'}_{x'} + wx' + w'z = z'y + wx' + w'z$$

$$zx' \text{ is a consensus term w.r.t.}$$

$$wx' \text{ and } w'z$$

7


Multiple-output Circuits



To design the logic circuit interfacing the 7-segment display we need to write a logic function for each output (a, b, c, d, e, f, g)

e.g. write a K-map for each output (a, b, c, d, e, f, g)

	<i>x</i> ₃	x_2	x_1	x_0	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
	0	0	0	1	0	1	1	0	0	0	0
- 2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
- 4	0	1	0	0	0	1	1	0	0	1	1
ບາມາ ບາຍປະເສດ	0	1	0	1	1	0	1	1	0	1	1
- 6	0	1	1	0	1	0	1	1	1	1	1
_ 1	0	1	1	1	1	1	1	0	0	0	0
- 8	1	0	0	0	1	1	1	1	1	1	1
- 9	1	0	0	1	1	1	1	1	0	1	1
	1	0	1	0	0	0	0	0	0	0	0
	1	0	1	1	0	0	0	0	0	0	0
	1	1	0	0	0	0	0	0	0	0	0
	1	1	0	1	0	0	0	0	0	0	0
	1	1	1	0	0	0	0	0	0	0	0
	1	1	1	1	0	0	0	0	0	0	0



K-map for output *a*

<i>x</i> ₃	x_2	x_1	x_0	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

 $a = \overline{x_3} \cdot x_1 + \overline{x_3} \cdot x_2 \cdot x_0 + x_3 \cdot \overline{x_2} \cdot \overline{x_1} + \overline{x_2} \cdot \overline{x_1} \cdot \overline{x_0}$

9

Binary "patterns" (Codes and Numbers)

 Beauty lies in the eye of the Beholder: the same "string" of binary digits (bits) may mean very different things ! Example: "1111" = +15₁₀ or "1111" = -1₁₀

Decimal number	Binary code	Octal code	Hexadecimal code	Gray code	BCD code
0	0000	00	0	0000	0000
1	0001	01	1	0001	0001
2	0010	02	2	0011	0010
3	0011	03	3	0010	0011
4	0100	04	4	0110	0100
5	0101	05	5	0111	0101
6	0110	06	6	0101	0110
7	0111	07	7	0100	0111
8	1000	10	8	1100	1000
9	1001	11	9	1101	1001
10	1010	12	A	1111	0001 0000
11	1011	13	В	1110	0001 0001
12	1100	14	C	1010	0001 0010
13	1101	15	D	1011	0001 0011
14	1110	16	E	1001	0001 0100
15	1111	17	F	1000	0001 0101

Codes representing decimal numbers from 0 to 15

Codes and Numbers

				b ₆ b	5 b4			
b3 b2 b1 b0	000	001	010	011	100	101	110	111
0000	NULL	DLE	SP	0	@	Р	,	p
0001	SOH	DC1	!	1	A	Q	а	q
0010	STX	DC2	"	2	В	R	b	r
0011	ETX	DC3	#	3	С	S	С	S
0100	EOT	DC4	\$	4	D	Т	d	t
0101	ENQ	NAK	%	5	E	U	е	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	۲. ۲.	7	G	W	g	w
1000	BS	CAN	(8	Н	Х	h	×
1001	HT	EM)	9	1	Y	i	У
1010	LF	SUB	*	:	J	Z	j	z
1011	VT	ESC	+	;	K]	k	{
1100	FF	FS	,	<	L	1	_ 1 _	1
1101	CR	GS	-	=	М]	m	}
1110	SO	RS		>	N	٨	n	~
1111	SI	US	1	?	0	_	0	DEL

ASCII code.

Unsigned Integer Numbers Range of N-bit numbers: $[0, 2^N - 1]$

 The most straightforward approach to represent an unsigned number in binary notation is to use the same *positional notation* we have been using with decimal (base 10) numbers since grade school.

$$X = 256_{10} = 2 \times 10^2 + 5 \times 10^1 + 6 \times 10^0$$

The unsigned integer number X has N=3 digits (a_2, a_1, a_0) and is represented in base (Radix) R=10. In radix 10 using N=3 digits we can represent the numbers in the range [0, 999] =[0, 10^N –1]

• In summary (even if we probably never gave to much thought to it) we use a power series expansion.

$$X = (a_{N-1} a_{N-2} \cdots a_1 a_0)_R = \sum_{i=0}^{N-1} a_i R^i$$

Where a_i is the coefficient associated to Ri and can take the values in the range $0 \le a_i \le R - 1$


• So in the case of binary notation the interpretation is as follows:

$$X = 111101_2 = 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 61_{10}$$

With N=6 binary digits we can represent the numbers in the range $[0, 111111_2] = [0, 63_{10}]$

must be an odd number

Unsigned Numbers Wheel



Powers of 2


To convert between binaries and decimal numbers is useful to memorize the powers of 2 (up to 2^{10})

- $2^0 = 1$
- $2^1 = 2$
- $2^2 = 4$
- $2^3 = 8$
- 2⁴ = 16
- $2^5 = 32$
- $2^6 = 64$
- 2⁷ = 128

- 2⁸ = 256
- $2^9 = 512$
- $2^{10} = 1024$
- $2^{11} = 2048$
- $2^{12} = 4096$
- 2¹³ = 8192
- 2¹⁴ = 16384
- $2^{15} = 32768$

Large powers of 2

- $2^{10} = 1024$ = 1 kilo ≈ 1 thousand = 10^3
- $2^{20} = 1,048,576$ = 1 mega \approx 1 million = 10^{6}
- $2^{30} = 1,073,741,824 = 1$ giga ≈ 1 billion = 10^9



 2^{5} 2^{1} 2^{0} $X = 111101_{2}$

Example:

 $111111_2 = 2^6 - 1 = 63$

 $X = 111101_2 = 63 - 2^1 = 61$

Unsigned Integers: Decimal to Binary Conversion

- Two methods:
 - Method 1: Find the largest power of 2 that fits, subtract and repeat
 - Method 2: Repeatedly divide by 2, remainder goes in next most significant bit

Unsigned Integers. Decimal to Binary Conversion Example

Method 1: Find the largest power of 2 that fits, subtract and repeat

53 ₁₀	32×1	(32= 2 ⁵)
53-32 = 21	16×1	(16 = 2 ⁴)
21-16 = 5	4×1	$(4 = 2^2)$
5-4 = 1	1×1	$(1 = 2^0)$

 $= 110101_{2}$

Method 2: Repeatedly divide by 2, remainder goes in next most significant bit

53 ₁₀ =	53/2 = 26	R	1 (MSB)	
	26/2 = 13	R	0	
	13/2 = 6	R	1	
	6/2 = 3	R	0	
	3/2 = 1	R	1	
	1/2 = 0	R	1 (LSB)	= 110101 ₂

17

Unsigned Fractional Numbers

• For unsigned fractional binary numbers we continue to use the same notation we have been using for the decimals

 $X = 953.78_{10} = 9 \times 10^2 + 5 \times 10^1 + 3 \times 10^0 + 7 \times 10^{-1} + 8 \times 10^{-2}$

• i.e. an unsigned fractional number X in base R is given by the following power series expansion:

$$X = (a_{N-1} a_{N-2} \cdots a_1 a_0 \cdot a_{-1} \cdots a_{-M})_R = \sum_{i=-M}^{N-1} a_i R^i$$

• So in the case of binary notation the interpretation is:

 $X = 1011.01_2 = 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} = 27.25_{10}$

Conversion of a fraction from decimal to a binary

 The conversion of a decimal fraction can be done using successive multiplications by the radix R (rather than by successive division by R, as done for the non-fractional part)

$$F = (. a_{-1} \cdots a_{-M})_R = \sum_{i=-M}^{-1} a_i R^i = a_{-1} \times R^{-1} + a_{-2} \times R^{-2} + \dots + a_{-M} \times R^{-M}$$

$$F \cdot R = a_{-1} + a_{-2} \times R^{-1} + \dots + a_M \times R^{-M+1} = a_{-1} + F_1$$

$$F_1 \cdot R = a_{-2} + a_{-3} \times R^{-1} \cdots + a_M \times R^{-M+2} = a_{-2} + F_2$$

etc.

 This process is continued until we have obtained a "sufficient" number of digits.

Converting fractions from decimal to binary

<u>Example</u>

Repeatedly multiply by 2. The integer part obtained at each step gives the desired digits (starting from the MSB a_{-1} to the LSB)

0.625 ₁₀	0.625×2	= 1.250	1	(a ₋₁ =1)
	0.250×2	= 0.5	0	(a_2 = 0)
	0.5 x 2	= 1	1	(a_3 = 0)

The process terminates when the product equals 1. However, the process does not always terminate, but if it doesn't, the result is a repeating fraction.

Converting fractions from decimal to binary

<u>Example</u>

0.7 × 2	= 1.4	1	(a ₋₁ =1)		
0.4 × 2	= 0.8	0	(a_2 = 0)		
0.8 × 2	= 1.6	1	(a_3 = 1)		
0.6 × 2	= 1.2	1	(a_4 = 1)		Process start repeating here
0.2 × 2	= 0.4	0	(a_5 = 0)	•	because 0.4 was previously
					obtained

 $0.7_{10} = 0.1 0110 0110 0110 ..._2$

Addition of unsigned binaries

- Decimal 11 ← carries 3734 + 5168 8902
- Binary

11 ← carries 1011 + 0011 1110 bit-wise addition rules

a b	sum	carry
0 0	0	0
0 1	1	0
10	1	0
1 1	2-)0	1

Unsigned Binary Addition Example

- Add the following 1001 4-bit binary 9 0101 5 +numbers 1110 14111 1011 Add the following 11 4-bit binary 0110 +numbers 10001 17 Overflow!
- Digital systems operate on a ٠ fixed number of bits
- Overflow: the result is too big ٠ to fit in the available number of bits (with 4 bits we can represent the range [0, 15])


=


6

=

Signed Integer Numbers

- Sign-Magnitude Notation
- Two's Complement Notation





We 2^N-1 binary patterns and we want to use "some" for representing positive quantities and some for negative quantities

Sign/Magnitude Notation

- Let's use the most significant digit for the sign and the remaining N–1 digits for the magnitude.
 - and let's denote positive sign with 0 and negative sign with 1

$$X = (a_{N-1} a_{N-2} \cdots a_1 a_0)_R = (-1)^{a_{N-1}} \sum_{i=0}^{N-2} a_i R^i$$

- This is pretty much the same approach we have been using with decimal numbers. But ... since with decimal numbers we have no limits on the amount of symbols available rather than representing the sign recycling the digits we use the symbol + (to denote positive) and – (to denote negative).
- The range of an N-bit sign/magnitude binary number X is:


$$X \in [-(2^{N-1}-1), (2^{N-1}-1)]$$

Problems with Sign and Magnitude Notation

• There are two representations for the number 0:

 $\begin{array}{c} 1\,0\,0\,0\\ 0\,0\,0\,0\end{array}$


• Addition doesn't work!



Any other idea ?

• What makes the subtraction challenging is borrowing. **YES WE** Can we do a subtraction without ever having to borrow ?

YES WE CAN !



Complement-Radix and Complement-Radix-diminished

99 + 1	X* = 82 is called the complement-radix-diminished of X=17 >
- 17	Since in our example R=10> X*=82 is the complement-9 of X=17
82 + 1 = 83	$X^* + X = 99 = R^N - 1$ $X^* + X + 1 = 100 = R^N$

If our system can only handle up to N=2 digits, then 17+83 = 00 and therefore 83 = 00 - 17 = -17. In other words in our system what 83 really represents is the value -17.

83 = X* + 1 \triangleq X[#] is called the complement radix of X=17 Since in our example R=10 --> X*+1 = X[#] = 83 is the complement-10 of X=17 X*+1+X = X[#]+X = 100 = R^N

Further rumination ...

Not all the times the number from which we want to subtract is 100. Can this idea be generalized ?

- Y X
- 74 33 = 41 Easy: no borrow is needed

 74 36 = 38 Not so easy, because a borrow is needed

 74 36 = 74 + 100 100 36 = 74 + (100 36) 100 = 74 + (99 + 1 36) 100 = 74 + (99 36) + 1 100

 K_{10} of X=36

 K_{10} of X=36

For an N digit number X in base R its R-complement is defined as $K_R = R^N - X$, while its R-diminished-complement is defined as $K_{R-1} = (R^N - 1) - X$

Thus the required decimal subtraction (74 - 36) can be performed by addition of the 10-complement of 36 and deletion of the leading digit:

74 - 36 = 74 + 64 - 100 = 138 - 100 = 38

The subtraction 138 – 100 is trivial because it implies ignoring the leading digit (i.e. the carry-out R^N) in 138 ₂₉

Further Rumination ...

Does this really work all the time even when X < Y (in our previous example we used $X \ge Y$)?

Example 1: N = 3 X = 045, Y=027 X - Y = 045 - 027 = 045 + 1000 - 1000 - 027 = 045 + (999 - 027) + 1 - 1000 = 045 + 972 + 1 - 1000 = 1018 - 1000 = 018

Example 2: N = 3 X = 027, Y=045 X - Y = 027 - 045 = 027 + 1000 - 1000 - 045 = 027 + (999 - 045) + 1 - 1000 = 027 + 954 + 1 - 1000 = 982 - 1000The carry-out (= 10³) can be discarded

> X - Y = 982 - 1000982 = X - Y + 1000 982 = 1000 - (Y - X)

982 is the negative number that results when forming the 10's complement of Y - X = 018. Thus the number 982 is the 10's complement representation of -18. 30

The Two's Complement notation

 In the 2's complement notation a positive number X is represented by a 0 followed by the magnitude as in the sign and magnitude notation, however, a negative number –X, is represented by its 2-complement X[#]. If a positive number X is represented with N bits, its 2-complement is defined as the word X[#] of length N-bits given by:

$$X^{\#} = 2^{N} - X = 2^{N} - X - 1 + 1 = 2^{N} - 1 - X + 1 = X^{*} + 1$$

 $X = complement - 2 \text{ of } X = 2^N - X$ 256-97= 159

 $X^* =$ complement-1 of $X = (2^N - 1 - X)$

 $-128+31 = -97_{10}$

31

Example: (N=8) Find the Complement-2 of X = 97

$$2^{N}-1 = 11111111 X "flipped" (= not X) X = 01100001 X = 97_{10}$$

 $2^{N}-1-X = 10011110 = X^{*} = X' \leftarrow X^{*} = \text{complement-1 of } X (= 2^{N}-1-X)$

$$X^{\#} = 10011111 \\ X^{\#} = 2^{7} + 2^{5} - 1 = 128 + 31 = 159$$

$$X^{\#} = -2^{7} + (2^{5} - 1) = 128 + 31 = 159$$

X# = complement-2 of X (= 2^N - X)

Two's Complement Numbers

- Don't have same problems as sign/magnitude numbers:
 - Addition works
 - There is a single representation for 0

Two's complement integer numbers


• MSB has value of -2^{N-1}

$$X = a_{N-1}(-2^{N-1}) + \sum_{i=0}^{N-2} a_i \times 2^i$$

- The most significant bit still indicates the sign (1 = negative, 0 = positive)
- Range of an N-bit two's complement number:

 $[-2^{N-1}, +2^{N-1}-1]$

Two's Complement



Most positive 4-bit number: 0100 Most negative 4-bit number: 1000

Taking the Two's Complement

• Method:

- 1. "Flip" (invert) the bits
- 2. Add 1

Example: Flip the sign of $3_{10} = 0011_2$

1. 1100
$$\leftarrow$$
 invert the bits
2. + 1
1101 = -3₁₀
-1×2³ + 1×2⁴ +1×2⁰ = -8+4+1=-3

Two's Complement Examples

- Take the two's complement of $6_{10} = 0110_2$
 - 1. 1001 2. + 1 1010₂ = -6₁₀
- What is the decimal value of the two's complement number 1001₂? (-8+1= 7)
 - 1. 0110


2.
$$+$$
 1
0111₂ = 7₁₀ --> so 1001₂ = -7₁₀

Two's Complement Addition

• Add 6 + (-6) using two's complement numbers

111 0110 + 1010 discard

• Add -2 + 3 using two's complement numbers



If the two operands are of opposite sign the result is always within the range of numbers that can be represented 4 bits range: [-8, 7]

Two's Complement Addition

Add 6 + 6 using two's complement numbers

If adding two operands of the same sign the sign of the result comes out different there is an error (overflow)

11	12 is out of the range we can
0110	represent with 4 bits
0110	(4-bit range [-8, 7])

If we had an extra bit the result would have been just fine (00110+00110 = 01100)

ERROR

1100

+

- Add -6 3 using two's complement numbers
 - -9 is out of the range we can 1010 represent with 4 bits + 1101(4-bit range [-8, 7]) 10111 If we could have used an extra bit the result would have been just fine 11010 + 11101 = 110111ERROR discard


Increasing Bit Width

Extend number from N to M bits (M > N):

- Sign-extension
- Zero-extension

Sign Extension

- Sign bit copied to MSB's
- Number value is same
- Example 1:
 - 4-bit representation of 3 = 0011
 - 8-bit sign-extended value: 00000011
- Example 2:
 - 4-bit representation of -5 = 1011
 - 8-bit sign-extended value: **1111**1011



Zero Extension

- Zeros copied to MSB's
- Value changes for negative numbers
- Example 1:
 - 4-bit value = $0011 = 3_{10}$
 - 8-bit zero-extended value: $0000011 = 3_{10}$
- Example 2:
 - 4-bit value = $1011 = -5_{10}$
 - 8-bit zero-extended value: $00001011 = 11_{10}$

Signed Fractional Numbers

Example

 -5.75_{10}

First, find the binary representation of (positive) 5.75_{10}

 $5.75_{10} = 0101.1100_2$

Then convert it to negative using complement 2 notation (as usual invert all bits and add 1 in the LSB position)

$$0101.1100_{2} \longrightarrow 1010.0011_{2} + \frac{0000.0001_{2}}{1010.0100_{2}} \implies -2^{3} + 2^{1} + 2^{-2} = -8 + 2 + 0.25 = 5.75_{10}$$


$$X = a_{N-1}(-2^{N-1}) + \sum_{i=-M}^{N-2} a_{i} \times 2^{i} \qquad Signed Binary Numbers (i.e. K_{2} Number System)$$
(Fixed point Notation)
$$41$$

Comparison of Binary Systems

Range of *N*-bit numbers

System	Range
Unsigned	$[0, 2^N - 1]$
Sign/Magnitude	$[-2^{N-1} + 1, 2^{N-1} - 1]$
Two's Complement	$[-2^{N-1}, 2^{N-1} - 1]$

Comparison of Binary Numbers



Number line and 4-bit binary encodings

Binaries vs. Octals and Hexadecimals

Binary = base 2 Octal = base 8 Hexadecimal = base 16

Octals and Hexadecimals are
just a short-hand notation of
Binaries

Decimal	Binary	Octal	Hexadecimal
00	00000	00	00
01	00001	01	01
02	00010	02	02
03	00011	03	03
04	00100	04	04
05	00101	05	05
06	00110	06	06
07	00111	07	07
08	01000	10	08
09	01001	11	09
10	01010	12	0A
11	01011	13	0B
12	01100	14	0C
13	01101	15	0D
14	01110	16	0E
15	01111	17	OF
16	10000	20	10
17	10001	21	11
18	10010	22	12

Binary/Octal/Hexadecimal conversions

Binary-to-hexadecimal: collect binary digits into groups of four (nibble) and assign each group a hexadecimal digit

0110 1011 0111 6 B 7

Binary-to-octal: Collect binary digits into groups of three and convert each group to the corresponding octal digit

011 010 110 111 3 2 6 7

Hexadecimal-to-binary: Convert each hexadecimal digit to the corresponding binary nibble

A 1 9 1010 0001 1001

Octal-to-binary: Convert each octal digit to the corresponding group of three binary digits

5 0 3 1 101 000 011 001

Next Time

- C.L. Building Blocks
- Gate Delays

C.L. Building Blocks and Gate Delays


CPEN 230 – Introduction to Digital Logic

Review: Binary Numbers Systems

Range of *N*-bit numbers


System	Range
Unsigned	$[0, 2^N - 1]$
Sign/Magnitude	$[-2^{N-1} + 1, 2^{N-1} - 1]$
Two's Complement	$[-2^{N-1}, 2^{N-1} - 1]$


Review: Binary Numbers Systems



Number line and 4-bit binary encodings

One-bit half adder






 $S = A \oplus B$ $C_{out} = AB$

a b	sum	carryout
00	0	0
0 1	1	0
10	1	0
11	2-)0	1

One-bit Full Adder



If we need to add multiple bits we must consider whether we have a carry in or not



0110

Figure 5.2 Carry bit

S is high when the number of inputs that are high is odd (odd-parity function)

C_{out} is high when two or more inputs are high (*majority function*)






Figure 5.3 1-bit full adder

Multi-bit adder (carry-ripple)

One possible multi-bit adder implementation is given by the carry-ripple architecture

Symbol for multi-bit adder





In the LSB position we can use a Half Adder or a Full Adder with c₀ connected to GND

Example: 32-bit ripple-carry adder





Figure 5.5 32-bit ripple-carry adder

Example: 4-bit adder in Verilog

```
// generate test patterns
// filename: adder4 tb.v
                                                  initial begin
// verify the functionality of adder4.v
                                                   #10;
                                                   a = 4;
// set time tick units and precision to ns
                                                   b = 1;
'timescale 1ns / 1ns
                                                   #10;
                                                    a = 6;
                                                            this test pattern will cause overflow
module adder4 tb;
                                                   b = 2;
                                                   #10
  // UUT inputs
                                                   a = -1;
 reg [3:0] a;
                                                   b = -4;
  reg [3:0] b;
                                                   #10
 req ci;
                                                   a = -6;
b = -3. \leftarrow this test pattern will cause overflow
  // UUT outputs
 wire co;
                                                   #10
 wire [3:0] s;
                                                   $finish;
                                                  end
  // instantiate the unit under test (UUT)
  adder4 uut(
                                                  // output the simulation in textual format
    .a(a),
                                                  initial begin
    .b(b),
                                                    $display("time a b ci co s");
    .ci(ci),
                                                    $display("-----");
    .<u>co</u>(co),
                                                   $monitor("%4d %4b %4b %1b %1b %4b",
    .<mark>s</mark>(s)
                                                      $time, a, b, ci, co, s);
  );
                                                  end
  // initialize inputs
                                                endmodule
  initial begin
   a = 0;
   b = 0;
   ci = 0;
                                                  time a
                                                               b
                                                                    ci co s
  end
                                                      0 0000 0000 0 0
                                                                            0000
  // set time format to be ns
  initial $timeformat(-9, 1, "ns", 10);
                                                    10 0100 0001
                                                                     0 0
                                                                            0101
                                                                     0 0
                                                                           1000
                                                    20 0110 0010
                                                                                     overflow
  // output the simulation in graphical format
                                                     30 1111 1100 0 1 1011
  initial begin
    $dumpfile("adder4.vcd");
                                                     40 1010 1101 0 1 0111
                                                                                     overflow
    $dumpvars(0, adder4 tb);
  end
```

Example: 4-bit adder in Verilog



Overflow (N bit adder)

$$V = (a[N-1] \& b[N-1] \& \sim s[N-1]) |(\sim a[N-1] \& \sim b[N-1] \& s[N-1])$$

$$a = operand 1 \qquad b = operand 2 \qquad s = sum$$

 $V = s[N-1] \oplus cout$

Example: 16 bit adder in Verilog

```
// filename: addern.v
// parameterized n-bit adder
module addern(ci, a, b, s, co);

    defining a parameter n with default value 4


  parameter n = 4;
  input [n-1:0] a, b;
  input ci;
  output [n-1:0] s;
  output co;
                                                               compileadder16.scr
  assign \{co,s\} = a + b + ci;
endmodule
                                                               #!/bin/bash
                                                               vlib work
                                                               vlog -work work "./addern.v"
// file: adder16.v
                                                               vlog -work work "./adder16.v"
// 16-bit adder using parameterization
module adder16(a,b,s,v);
  input [15:0] a,b;
                              "mapping" the parameter n to 16
  output [15:0] s;
  output v;
  addern #(16) u1(1'b0,a,b,s,co);
  assign v = (a[15]\&b[15]\&~s[15]) | (~a[15]\&~b[15]\&s[15]);
```


```
endmodule
```

Multi-bit subtractor

Symbol

Implementation





Got a new appreciation for complement-2 notation ?

2:1 Mux





Figure 2.54 2:1 multiplexer symbol and truth table








Figure 2.56 Multiplexer using tristate buffers



Circuit with transmission gates

4:1 Mux



Various implementation of 4:1 multiplexer






Figure 2.57 4:1 multiplexer

Mux with multi-bit inputs

A multiplexer is a data selector



Example



Verilog Example (32 bit wide 4-inputs mux)

		runmux41.scr
<pre>// filename: mux41_32b.v // 32 bit wide 4:1 mux module mux41_32b(s,d3, d2, input [1:0] s; input [31:0] d3, d2, d1, output [31:0] y;</pre>	d0;	<pre>#!/bin/bash vlib work vlog -work work "./mux41_32b.v" vlog -work work "./mux41_32b_tb.v" vsim work.mux41_32b_tb -do simmux41.do</pre>
<pre>reg [31:0] y; </pre> always @* begin case (s) 2'b00: y = d0;	IMPORTANT ASIDE: I "originally" forgot t and iverilog did not catch it (fortunately # data: #	Modelsim caught it!)
2'b01: y = d1; 2'b10: y = d2; default: y = d3; endcase end endmodule	<pre># d0 = 00008888 # d1 = 1111aaaa # d2 = 2222dddd # d3 = 3333ffff # # time s y</pre>	<pre>simmux41.do restart -f add wave -radix hex sim:/mux41_32b_tb/*</pre>
	# # 0 0 00008888 # 10 1 1111aaaa # 20 2 2222dddd # 30 3 3333ffff	run -all # quit


```
// filename: mux41 32b tb.v
// verify the functionality of mux41 32b.v
// set time tick units and precision to ns
'timescale 1ns / 1ns
module mux41 32b tb;
  // UUT inputs
  reg [1:0] s;
  reg [31:0] d0;
  reg [31:0] d1;
  reg [31:0] d2;
  reg [31:0] d3;
  // UUT outputs
  wire [31:0] y;
  // instantiate the unit under test (UUT)
  mux41 32b uut(
    .<mark>s</mark>(s),
    .d3(d3),
    .d2(d2),
    .d1(d1),
    .d0(d0),
    •y(y)
  );
  // initialize inputs
  initial begin
    s = 2'b00;
    d3 = 32'h3333ffff;
    d2 = 32'h2222dddd;
    d1 = 32'h1111aaaa;
    d0 = 32'h00008888;
  end
```

<number of bits>'<radix><digits>

```
// set time format to be ns
  initial $timeformat(-9, 1, "ns", 10);
  // output the simulation in graphical format
 initial begin
   $dumpfile("mux41 32b.vcd");
   $dumpvars(0, mux41 32b tb);
  end
  // generate test patterns
  initial begin
   #10;
   s = 1;
   #10
   s = 2;
   #10;
   s = 3;
   #10;
   $finish;
  end
  // output the simulation in textual format
  initial begin
   $display("data:");
   $display("-----");
   display("d0 = h", d0);
   $display("d1 = %h", d1);
   display("d2 = h", d2);
   display("d3 = h", d3);
   $display("\ntime s y");
   $display("-----");
   $monitor("%4d %1d %h", $time, s, y);
  end
endmodule
```

Decoder

 Converts an N-bit input into a 2^N-bit output with the output having only one "hot-bit"




x	У
000	00000001
001	00000010
010	00000100
011	00001000
100	00010000
101	00100000
110	0100000
111	1000000

Truth Table for N=3 (3-bit decoder)

Decoder symbols

Example. 2:4 Decoder

Figure 2.63 2:4 decoder





Decoders can be combined with OR gates to build logic functions.






Figure 2.65 Logic function using decoder


Decoder with Enable




An n-to-2ⁿ decoder



Example. 2 to 4 decoder with enable





Logic circuit

Logic circuit (more compact notation) 21

Verilog example: 2 to 4 decoder with enable

```
// file: dec2to4.v
// 2 to 4 decoder using for loop
                                              time en w
module dec2to4 (w, y, en);
  input [1:0] w;
                                                 0 0 00 0000
  input en;
                                                10 0 01
  output reg [3:0] y;
                                                20 0 10
                                                30 0 11
  integer k;
                                                   1 00
                                                40
  always @(w, en)
                                                50 1 01
  begin
                                                60 1 10
   for (k=0; k< 4; k=k+1)
                                                70 1 11
      if ((w == k) \&\& (en == 1))
       y[k] = 1;
     else
       y[k] = 0;
   end
endmodule
```

У

0000

0000

0000


0001

0010


0100

Large Decoder


Example. 4-bit decoder built using 2-bit decoders



X ₃ X ₂ X ₁ X ₀	y15 y14 y13 y2 y1 y0
0000	00000001
0001	00000010
0010	00000100
0011	00001000
0100	00010000
1110	01000000
1111	10000000




Example



3-to-8 decoder with enable using two 2-to-4 decoders.


Example



4-to-16 decoder with enable built using a decoder tree.

Decoder Application


 A common decoder application is decoding the address lines of memory chips



 $2^m \times n$ -bit read-only memory (ROM) block.


Another Decoder application: Demultiplexers

- A demultiplexer places a single data input onto one of the multiple outputs
- A 1-to-2ⁿ demultiplexer can be implemented using an n-to-2ⁿ decoder




Encoder


 An encoder converts its 2^N inputs (of which only one is hot) into N outputs.



Symbols

Example. 4 to 2 Encoder






29


Large Encoders


• Large encoders can be built from a tree of smaller encoders



Example. 16 to 4 encoder

Priority Encoder






A_3	A_2	A_1	A_0	<i>Y</i> ₃	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	Х	0	0	1	0
0	1	Х	Х	0	1	0	0
1	Х	Х	Х	0 0 0 0 1	0	0	0

A more concise truth table (with don't cares as X)

Priority Encoders

• Priority encoders can come in two flavors



X7 X0	y7 yo
1xxxxxxx	1000000
01xxxxxx	0100000
001xxxxx	00100000
0001xxxx	00010000
00001xxx	00001000
000001xx	00000100
0000001x	00000010
00000001	0000001
00000000	00000000

(a)


X7		
X6		
X5	Priority	-y
X4	encoder	-y
X3 —	1.200.22	
X2		
X1		


X7 X1	y2 y1 y0
1xxxxxx	111
01xxxxx	110
001xxxx	101
0001xxx	100
00001xx	011
000001x	010
0000001	001
0000000	000

(b)

(b) the output displays the address of the input bit with highest priority








Example: A four-bit comparator circuit.

Code Converters

• Example: HEX to 7-seg. Display



(a) Code converter



а

g

d


b

С

4/

7-segment display W decoder S	<u>/</u>										
	<i>W</i> ₃	<i>w</i> ₂	W_1	wo	а	b	С	d	е	f	g
$f \mid g \mid b$		2	1	0							-
	0	0	0	0	1	1	1	1	1	1	0
' <u> </u> '	0	0	0	1	0	1	1	0	0	0	0
d	0	0	1	0	1	1	0	1	1	0	1
	0	0	1	1	1	1	1	1	0	0	1
	0	1	0	0	0	1	1	0	0	1	1
	0	1	0	1	1	0	1	1	0	1	1
	0	1	1	0	1	0	1	1	1	1	1
	0	1	1	1	1	1	1	0	0	0	0
	1	0	0	0	1	1	1	1	1	1	1
	1	0	0	1	1	1	1	1	0	1	1
	1	0	1	0	1	1	1	0	1	1	1
	1	0	1	1	0	0	1	1	1	1	1
	1	1	0	0	1	0	0	1	1	1	0
	1	1	0	1	0	1	1	1	1	0	1
	1	1	1	0	1	0	0	1	1	1	1
		-									
	1	1	1	1	1	0	0	0	1	1	1

(c) Truth table




• Delay is caused by capacitance and resistance




35

Delays

- gate oxide source drain substrate
- Propagation delay: t_{pd} = max delay from input to output
- Propagation delay varies with
 - rise and fall time of the input signals
 - outputs switching (what outputs switch depends on what inputs switch)
 - temperature, supply voltage, geometry
 - capacitance C_L driven




Critical (long) and Short Paths




Critical (Long) Path: $t_{pd} = 2t_{pd_AND} + t_{pd_OR}$ Short Path: $t_{cd} = t_{cd_AND}$


Glitches


• A single input change causes an output to change multiple times





Fixing the glitch






Next Time


• Basic sequential logic elements (latches and flip-flops)

Example





4-to-1 multiplexer built using a decoder.

Examples of logic functions using muxes: 2-input XOR



Implementation using a 4-to-1 multiplexer





Implementation using a 2-to-1 multiplexer and a NOT

Modified truth table


Using muxes to build logic functions

• The key is to use Shannon's expansion


Example:

This strategy is used extensively inside FPGAs

Three input majority function using a 4:1 mux




(a) Modified truth table




44


Three-input majority function using a 2:1 mux



Three-input XOR using 2:1 muxes



Three-input XOR using a 4:1 mux



S.L. Basic Elements (Latches & Flip-Flops)

CPEN 230 – Introduction to Digital Logic

Review: CL Building Blocks and Delays

- Adders
- Multiplexers
- Decoders
- Demultiplexer
- Encoders
- Priority Encoder
- Comparator
- Propagation Delay
- Critical and Short Path
- Glitches

One more C.L. design example: Binary-Coded-Decimal (BCD) Representation

- BCD is an intermediate representation between Binary and Decimal
- It represents decimal numbers by encoding each decimal digit in binary form.
- Because there are 10 digits to represent we need four bits.
- Example: 58₁₀ = 0101 1000_{BCD}

Binary-Coded-Decimal Representation

- BCD provides a format that is convenient when numerical information is to be displayed on a simple digit-oriented display
- BCD representation was used in some early computers and many handheld calculators

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

BCD Addition


- The addition of two BCD digits is complicated by the fact that the sum may exceed 9, in which case a correction will have to be made
 - if X + Y ≤ 9, the addition is the same as the addition of 2 four bit unsigned binary numbers
 - if X + Y > 9, then the result requires two BCD digits
- There are two cases where a correction has to be made
 - 1) The sum is greater than 9 but no carry-out is generated out of the four bits
 - 2) The sum is greater than 15 so a carry-out is generated out of the four bits

BCD Addition – example



Whenever the result of the 4-bit addition (Z) exceeds 9, the correct decimal digit can be generated by adding 6 to the result.

One-Digit BCD Adder



7

Verilog Code for a One-Digit BCD Adder

endmodule

Present and Past

$$v(t) \stackrel{i(t)}{=} C \qquad i(t) = C \frac{dv(t)}{dt} \stackrel{\lim_{\Delta t \to 0}}{\cong} C \frac{\Delta v}{\Delta t} \cong C \frac{v(t) - v(t_0)}{t - t_0}$$

$$q(t) = C \cdot v(t)$$
$$dq(t) = C \cdot dv(t)$$


Capacitors stores charge (i.e. voltage level v=q/C). Ideally the charge should be stored forever, but, ... unfortunately in practical capacitors the change is not hold forever, eventually it leaks.

Sequential Circuits


- Recall that a combinational circuit produces an output that depends only on the current state of its input --> combinational circuits must be acyclic (no loops).
- If we add a feedback to a combinational circuit, the circuit becomes sequential.
- The output of a sequential circuit depends not only on its current input, but also on the history of its previous inputs. The cycle created by the feedback allows the circuit to store information (i.e. remember) about its previous input.
- We call the information "stored" on the feedback signal as the state of the circuit.

Adding Feedback

• Easiest option we can think of is to wrap feedback around an inverter




 The inverter output will continue to oscillate back and forth between 1 and 0, and it will never reach a stable condition. The rate at which the circuit oscillates is determined by the propagation delay Δt of the inverter.




Adding Feedback

- Wrapping feedback around an inverter causes the state to keep flipping. Not quite what we are looking for. What we are looking for is holding (remembering) the state in a stable manner.
- ... adding one more inverter does the trick





Feedback is Remembering




Analyzing this circuit is different from analyzing a combinational circuit, because it is cyclic: Q depends on \overline{Q} and \overline{Q} depends on Q $|1\rangle Q$ \bar{Q} \bar{Q}

Just as Y is commonly used for the output of combinational logic, Q is commonly used for the output of sequential logic.








case I. $Q = 0 \mapsto$ the cell holds the value "forever" (its "state" is stable) case II. $Q = 1 \mapsto$ the cell holds the value "forever" (its "state" is stable)


Because the circuit has two stable states Q=0 and Q=1, the circuit is said to be **bistable**.


Cross-coupled inverters




 Although the cross-coupled inverters can store a bit of information they are not practical because the user has no inputs to control the state.

Cross-coupled inverters behavior





Circuit model of cross-coupled bistable.




 $v_{out}(0) = \Delta V$

Sequential circuits

• When power is first applied to a sequential circuit, the initial state is unknown and usually unpredictable. It may differs each time the circuit is turned on.

Latches vs. Flip-Flops


- There are two types of storage elements: latches and flip-flops
 - A latch is a 1-bit level-sensitive storage element
 - A flip-flop is a 1-bit edge-triggered storage element




What's inside a D-latch ? What about a D flip-flop?

If you like the NAND better

- Typical "introduction to Digital Logic's textbook" approach. -> apply DeMorgan
 - Let's wrap feedback around our favorite logic gate (e.g. NOR) and find a way to provide the capability of controlling the value (1/0) we want to store.




S-R latch



 $\frac{case \ I.}{since \ R=1} \ R = 1 \ and \ S = 0$ since R=1 --> N2 gives Q=0 reset the output
since S=0 and Q=0 --> N1 gives Q'=1 $\frac{case \ II.}{since \ S=1} \ R = 0 \ and \ S = 1$ since Q'=0 --> N1 gives Q'=0
since Q'=0 --> N2 gives Q=1 set the output $\frac{case \ III.}{since \ S=1} \ R = 1 \ and \ S = 1$ since S=1 --> N1 gives Q'=0
since R=1 --> N2 gives Q=0 invalid Q \neq Q'


<u>case IV.</u> R = 0 and S = 0since S=0 --> we cannot tell what N1 gives unless we know Q since R=0 --> we cannot tell what N2 gives unless we know Q'


Summary of SR latch results



Observation:

in <u>case III</u> (R=S=1) the node Q' is equal to 0 just like Q (in all other cases the node Q' was the complement of Q). This issue could be swept under the rag. The output of N1 doesn't have to be necessarily the complement of Q, we can call the node P and do not use it as an output of the cell (so nobody has to know). However there is a worst issue that cannot be ignored, and doesn't not become evident unless we analyze the circuit dynamically. Suppose after R=S=1 the inputs both goes simultaneously to R=S=0 and assume the delays of the two gates are identical: the circuit start to oscillate.






The Big Picture:

SR latch operation

At the end of the day what we want is either set the state to a new value (either 0 or 1) or hold the existing state (and this can all be achieved through cases I, II, and IV).

if enable == 1 Q <= D; // specify the value of the new state
else Q <= Q_{prev}; // hold the new state to its old value



$$S = enable \cdot D$$
$$R = enable \cdot \overline{D}$$

D latch






Figure 3.7 D latch: (a) schematic, (b) truth table, (c) symbol



Common conventions to write the characteristic tables



CLK	D	Q
0	0	Q _{prev}
0	1	Q _{prev}
1	0	0
1	1	1

CLK	D	Q _{new}
0	0	Q _{old}
0	1	Q_{old}
1	0	0
1	1	1

CLK	D	Q(t+1)
0	0	Q(t)
0	1	Q(t)
1	0	0
1	1	1

CLK	D	Q _{n+1}
0	0	Q _n
0	1	Q _n
1	0	0
1	1	1


CLK	D	Q _{next}
0	0	Q
0	1	Q
1	0	0
1	1	1

CLK	D	Q+
0	0	Q
0	1	Q
1	0	0
1	1	1

CLK	D	Q	Q _{next}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

D flip-flop internal circuit


• A D flip-flop can be built from 2 back to back D latches controlled by complementary clocks. The first latch L1 is called the master. The second latch L2 is called the slave.




- When *CLK* = 0
 - L1 is transparent
 - L2 is opaque
 - D passes through to N1
- When *CLK* = 1
 - L2 is transparent
 - L1 is opaque
 - N1 passes through to Q
- Thus, on the edge of the clock (when *CLK* rises from 0 to 1)
 - D passes through to Q

D Flip-Flop internal circuit

D Flip-Flop (Rising-Edge Trigger)




(a) Construction from two gated D latches



(b) Timing analysis

D flip-flop



DFF Symbol

- Inputs: CLK, D
- Function
 - Samples D on rising edge of CLK
 - When CLK rises from 0 to 1, D passes through to Q
 - Otherwise, Q holds its previous value
 - Q changes only on rising edge of CLK
- Called *edge-triggered*

(i.e. activated on the clock edge)






(c) Truth table


Enabled Flip-Flops

- Inputs: CLK, D, EN
 - The enable input (EN) controls when new data (D) is stored
- Function
 - EN = 1: D passes through to Q on the clock edge
 - EN = 0: the flip-flop retains its previous state




Resettable Flip-Flops

- Inputs: CLK, D, Reset
- Function:
 - *Reset* = 1: Q is forced to 0
 - Reset = 0: flip-flop behaves as ordinary D flip-flop



Settable Flip-Flops

- Inputs: CLK, D, Set
- Function:
 - Set = 1: Q is forced to 1
 - Set = 0: flip-flop behaves as ordinary D flip-flop




Resettable/Settable Flip-Flops


- Two types:
 - Synchronous: resets/sets at the clock edge only
 - Asynchronous: resets/sets immediately when Reset/Set = 1
- Asynchronously resettable/settable flip-flop requires changing the internal circuitry of the flip-flop
- Synchronously resettable/settable flip-flop doesn't.



D latch




D flip-flop




D flip-flop with asynchronous reset (active low)


```
module dff_asy (d, rst, clk, q);
  input d, rst, clk;
  output reg q;
  always @(negedge rst, posedge clk)
  begin
    if (~rst)
       q <= 0;
    else
                               clk~input
       q <= d;
                      clk
                                     0
                                               q~reg0
  end
                                IO IBUF
                                                          q~output
                                d~input
                                               CLK
endmodule
                                                                0
                                                                         q
                       d
                                     0
                                                           IO OBUF
                                                CLRN
                               IO_IBUF
                               rst~input
                                                    clear active low
                      rst
                                     0
                                IO IBUF
```


D flip-flop with synchronous reset (active low)




Transistor level D-latch










Next Time

- Sequential logic building blocks
 - JK Flip-Flop and T Flip-Flop
 - Registers
 - Shift Registers
 - Counters


S.L. Building Blocks

CPEN 230 – Introduction to Digital Logic

Review: Latches and Flip-Flops



Review: D latch in Verilog




endmodule

Review: D flip-flop in Verilog

```
module d_ff(d, clk, q);
input d, clk;
output reg q;
always @(posedge clk)
begin
if (clk) q <= d;
end
```


endmodule





Review: D flip-flop with async. reset in Verilog

```
module dff_asy (d, rst, clk, q);
  input d, rst, clk;
  output reg q;
  always @(negedge rst, posedge clk)
  begin
    if (~rst)
       q <= 0;
                                        clk~input
    else
       q \leq d;
                              clk
                                               0
                                                         q~reg0
  end
                                         IO_IBUF
                                                                      q~output
                                                         >CLK
                                         d~input
endmodule
                                                               0
                                                                            0
                                                                                     q
                                               0
                                d
                                                         D
                                                                      IO OBUF
                                                          CLRN
                                         IO IBUF
                                        rst~input
                               rst
                                               0
                                                              CLRN is active low
                                         IO_IBUF
```

Review: D flip-flop with sync. reset in Verilog







$$Q_{next} = J \cdot \overline{K} + Q \cdot \overline{K} + \overline{Q} \cdot J = Q \cdot \overline{K} + \overline{Q} \cdot J$$


$$\underset{consensus}{\smile}$$

term


J-K Flip-Flop schematic


$$Q_{next} = \underbrace{Q \cdot \overline{K} + \overline{Q} \cdot J}_{P}$$

mux with Q as selection and K' and J as data




T Flip-Flop





 $Q_{next} = \overline{T} \cdot Q + T \cdot \overline{Q} = T \oplus Q$





Timing diagram

T Flip-Flop schematic

$$Q_{next} = \underbrace{T \cdot Q + T \cdot Q}_{\Upsilon} = T \bigoplus Q$$

mux with T as selection and Q' and Q as data or Q as selection and T' and T as data






• It is possible to use any flip-flop for building any other flip-flop

Converting a J-K Flip-Flop into a D Flip-Flop

1 1 1


J K Q Q _{next}	DQ Q _{next}	D J Q
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	С <i>LК</i> К <u>Q</u>

Converting a J-K Flip-Flop into a T Flip-Flop




Register

• An N-bit register is simply a bank of N flip-flops



4-bit register with async. reset: Verilog




```
// filename: reg n tb.v
// verify the functionality of reg n.v
// set time tick units and precision to ns
'timescale 1ns / 1ns
module reg_n_tb;
  // UUT inputs
  reg [3:0] d;
  reg clk;
  reg clr;
  // UUT outputs
  wire [3:0] q;
  // parameters
  parameter T = 50; // clock period
  // instantiate the unit under test (UUT)
  reg n <mark>uut</mark>(
    .d(d),
    .clk(clk),
    .clr(clr),
    •q(q)
  );
  // generate clock
  // 50 ns clock running forever
  always
  begin
    clk = 1'b0;
    #(T/2);
    clk = 1'b1;
    #(T/2);
  end
  // initialize inputs
  initial
  begin
    d = 4'hf;
    clr = 0;
  end
```

4-bit register testbench

```
// set time format to be ns
initial $timeformat(-9, 1, "ns", 10);
// output the simulation in graphical format
initial begin
  $dumpfile("reg n.vcd");
  $dumpvars(0, reg n tb);
end
// generate test patterns
initial begin
 // test async. clear
 #113;
 clr = 1;
 #4;
 clr = 0;
 // test the register sample a new data value
 #25;
 d = 4'ha;
 #200;
 $finish;
end
// output the simulation in textual format
initial begin
  $display("\ntime clr d q");
  $display("-----");
  $monitor("%4d %1b %h %h", $time, clr, d, q);
end
```


```
endmodule
```

15



Shift-register


Example: 4-bit shift register




// file: sreg_n.v // n-bit shift register module sreg_n(si, clk, so); parameter n = 4; input si, clk; output so; reg [n-1:0] q; integer k; always @(posedge clk) begin for (k=0; k<n-1; k=k+1) q[k] <= q[k+1]; q[n-1] <= si; end</pre>

Shift Register in Verilog

assign so = q[0];




Shift Register (with shift enable) (Example: 4-bit)



CE = clock enable


Parallel Access Shift Register

(Example: 4-bit)



Parallel Access Shift Register in Verilog

```
// file: pa sreg n.v
// n-bit parallel access shift register
module pa_sreg_n(si, clk, d, q, ld, so);
 parameter n = 4;
  input si, clk, ld;
  input [n-1:0] d;
  output so;
  output reg [n-1:0] q;
  integer k;
  always @(posedge clk)
 begin
    if(ld)
      q <= d;
    else
    begin
      for (k=0; k<n-1; k=k+1) q[k] <= q[k+1];</pre>
      q[n-1] <= si;
    end
  end
  assign so = q[0];
  endmodule
```




Next Time

- Counters
 - Asynchronous (don't use them!)
 - Synchronous
- Finite State Machines
 - Mealy
 - Moore


When writing Verilog think Hardware !

```
// file: pipe.v
// flip-flops pipelined
module pipe(d, clk, q1, q0);
input d, clk;
output reg q1, q0;
always @(posedge clk)
begin
    if (clk)
       q1 <= d; //nonblocking
       q0 <= q1; //nonblocking
end</pre>
```

endmodule



```
// file: red.v
// redundant flip flop
module red(d, clk, q1, q0);
input d, clk;
output reg q1, q0;
always @(posedge clk)
begin
    if (clk)
        q1 <= d; //nonblocking
        q0 <= d; //nonblocking
    end</pre>
```



S.L. Building Blocks (continued)

CPEN 230 – Introduction to Digital Logic

Review


- D latch
- D flip-flop
- J-K flip-flop
- T flip-flop
- Registers
- Shift Registers

Counters


• Two categories of counters

- Asynchronous (to be avoided at all costs)
- Synchronous
 - binaries counters (T flip-flop based and D-flip-flop based)
 - shift register counters (ring counter and Johnson Counter) --> Fast Counters

Asynchronous modulo-2^N upward counter



Asynchronous modulo-2^N downward counter



Synchronous counters

 Synchronous counters are built by clocking all flip-flops with a single clocking source (this makes them more reliable than asynchronous counters)

Binary counter (using T flip-flops)		$1 \qquad T \qquad Q \qquad Q_0 \qquad T \qquad Q \qquad Q_1 \qquad T \qquad Q \qquad Q_2 \qquad $
count	$Q_2 Q_1 Q_0$	
0	$\begin{array}{cccc} 0 & 0 & 0 \\ 0 & 0 & 1 \end{array}$	(a) Circuit for 4-bit binary counter
2 3	$\begin{array}{cccc} 0 & 1 & 0 \\ 0 & 1 & 1 \end{array}$	
4 5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
6	1 1 0	
7	1 1 1	Q ₂
The operation of the cou	0	Q ₃
is based on the observation that the state of the flip-	flop $T_2 = Q_0 Q_1$	Count 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0
in stage <i>i flips</i> only if all		

••• $T_{n-1} = Q_0 Q_1 \cdots Q_{n-2}$

preceding flip-flops are in

the state Q = 1.


7

(b) Timing diagram

0 1

 Q_3


Adding Enable and Clear Capability



8

Binary counter (using D flip-flops)

The operation of the counter is based on the observation that the state of the flip-flop in stage *i flips* only if all preceding flip-flops are in the state Q = 1.




9


Adding Enable and Clear capability

 $D_{0} = Q_{0} \oplus Enable$ $D_{1} = Q_{1} \oplus Q_{0} \cdot Enable$ $D_{2} = Q_{2} \oplus Q_{1} \cdot Q_{0} \cdot Enable$ $D_{3} = Q_{3} \oplus Q_{2} \cdot Q_{1} \cdot Q_{0} \cdot Enable$...

If Enable = 0 the state of the flip-flop in stage *i* does not change $(Q_i \bigoplus 0 = Q_i)$




Adding parallel-load capability



"Counting" in Verilog

```
// file: upcount_4bit.v
// 4-bit binary (up) counter with enable
module upcount_4bit(clk, rst_n, en, q);
parameter n = 4;
input clk, rst_n, en;
output reg [n-1:0] q;
always @(posedge clk, negedge rst_n)
begin
    if(~rst_n)
    q <= 0;
    else if (en)
    q <= q + 1;
end</pre>
```



Example: adding parallelload capability

```
// file: upcountpl 4bit.v
// 4-bit binary (up) counter with enable and parallel load
module upcountpl_4bit(clk, rst_n, en, ld, d, q);
  parameter n = 4;
  input clk, rst n, en, ld;
  input [n-1:0] d;
  output reg [n-1:0] q;
  always @(posedge clk, negedge rst_n)
  begin
    if(~rst n)
      q <= \overline{0};
    else if (ld)
      q <= d;
    else if (en)
      q <= q + 1;
  end
```


Example: adding downcount capability

```
// file: updowncountpl 4bit.v
// 4-bit binary (up/down) counter with enable and parallel load
module updowncountpl_4bit(clk, rst_n, en, ud, ld, d, q);
  parameter n = 4;
  input clk, rst n, en, ud, ld;
  input [n-1:0] d;
  output reg [n-1:0] q;
  always @(posedge clk, negedge rst n)
 begin
   if(~rst_n)
     q <= 0;
   else if (ld)
      q <= d;
   else if (en)
      if (ud)
        q <= q + 1;
      else
       q <= q - 1;
  end
```


module-M counter

Not all the time we need to count for $2^{\mbox{\scriptsize N}}$


Example: module-6 counter




(a) Circuit



(b) Timing diagram




```
// file: counter.v
// modulo-6 counter
module counter(clk, rst_n, en, q);
input clk, rst_n, en;
output reg [2:0] q;
always @(posedge clk, negedge rst_n)
begin
    if(~rst_n)
    q <= 0;
else if (en)
    if (q < 5)
        q <= q + 1;
    else
        q <= 0;
end</pre>
```



Ring counter


An n-bit counter of this type generates a counting sequence of length n

For example a 4-bit counter produces the sequence: 1000, 0100, 0010, 0001, ...



Johnson Counter An n-bit counter of this type generates a counting sequence of length 2n

For example a 4-bit counter produces the sequence: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000, ...




Next Time

- Finite State Machines
 - Mealy
 - Moore

Example: Two digit BCD Counter

It consists of two modulo-10 counters. One for each BCD digit



Finite State Machines

CPEN 230 – Introduction to Digital Logic

Review


- Synchronous counters
 - Binary Counters (modulo-2^N and modulo-M)
 - Fast counters (Ring counter and Johnson counter)

Digital Synchronous Systems


- In general, all circuits that are non combinational are sequential.
- Combinational circuits have no cyclic paths (feedback loops).
- Cyclic paths can cause undesirable races or unstable behavior.
- To avoid these problems, designers break the cyclic paths by inserting registers somewhere in the path.
- This way the state of the circuit can change only at the clock edge (is synchronized to the clock).
- Synchronous sequential circuits: combinational logic followed by a bank of flip-flops (register).
- Virtually all digital sequential systems are synchronous.

A problematic sequential circuit (astable behavior)


Ring Oscillator



Suppose each inverter has a propagation delay of 1 ns (--> each node oscillates with a period of 6 ns)



The circuits has no stable states, so it is said unstable or astable.



Suppose the delay through the inverter is rather long compared to the delays of the AND an OR gates. Since N1 and Q may both fall before CLK rises , then N2 will never rise, and Q becomes stuck at 0 (despite the latch should remember its old value of Q=1)


Synchronous Sequential Logic Design

- Breaks cyclic paths by inserting registers
- Registers contain state of the system
- State changes at clock edge: system **synchronized** to the clock
- Rules of synchronous sequential circuit composition:
 - Every circuit element is either a register or a combinational circuit
 - At least one circuit element is a register
 - All registers receive the same clock signal
 - Every cyclic path contains at least one register
- A common synchronous sequential circuit
 - Finite State Machines (FSMs)

Finite State Machines (FSMs)

• Three blocks:


- next state logic (C.L.)
 - Computes the next state
- state register (S.L.)
 - Stores current state
 - Loads next state at clock edge
- output logic (C.L.)
 - Computes the outputs




A circuit with k flip-flops can be in one of a finite number (2^k) of unique states

Finite State Machines (FSMs)

- Next state determined by current state and inputs
- Two types of finite state machines differ in **output logic**:
 - Moore FSM: outputs depend only on current state
 - Mealy FSM: outputs depend on current state and inputs




Counters and FSMs are closely related !




- Perspective #1: we can think of a counter as an FSM without the output logic block (and often with the next state logic having no inputs).
- Perspective #2: counters are the "core" of FSMs. They provide the next logic block and the state register block. All it remains for building an FSM out of a counter is adding the output logic block.

Moore vs. Mealy FSM


• Maggie T. Hacker has a snail that crawls down a paper tape with 1's and 0's on it. The snail smiles whenever the last two digits it has crawled over are 01. Design Moore and Mealy FSMs of the snail's brain.



Design Example (Moore FSM)



State Transition Diagram




ASM Diagram

Moore FSM Tables

Moore state transition table

Current State	Input A	Next State S⁺
SO	0	S1
SO	1	SO
S 1	0	S1
S1	1	S2
S2	0	S1
S2	1	S0




Moore output table

Current State	Output Y
S0	0
S1	0
S2	1

Binary Encoding of the states

State	Encoding
S0	00
S1	01
S2	10

Moore FSM Tables with encodings



Moore state transition table with state

encodings


Curren S ₁	Current State S_1 S_0		Next S_1^+	State S_0^+
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0

Moore output table with state encodings


Current State		Output
S ₁	S 0	Y
0	0	0
0	1	0
1	0	1

 $S_1^+ = S_0 \cdot A$ $S_0^+ = \bar{A}$ $Y = S_1$


Moore FSM Schematic $S_1^+ = S_0 \cdot A$ $S_0^+ = \overline{A}$ $Y = S_1$



Design Example (Mealy FSM)



State Transition Diagram




ASM Diagram

Mealy FSM Tables

Mealy state transition and output table


Current State S	Input A	Next State S [≁]	Output Y
SO	0	S1	0
SO	1	SO	0
S1	0	S1	0
S1	1	SO	1



Binary encoding of the states

State	Encoding
S 0	0
S 1	1

Mealy FSM Tables with encodings




Current State Next State Output Input S_0 S_0^{+} Y A


Mealy state transition and output table with state encodings

$$S_0^+ = \bar{A}$$
$$Y = S_0 \cdot A$$


Mealy FSM Schematic $S_0^+ = \overline{A}$ $Y = S_0 \cdot A$




FSM schematics for (a) Moore and (b) Mealy machines



Timing diagrams for Moore and Mealy machines



FSMs in Verilog (Pattern Detector: Moore's FSM)




```
// file: patternMoore.v
// Moore FSM to detect pattern
module patternMoore
  input clk,
  input reset,
  input a,
  output reg y
);
  reg [1:0] state, nextstate;
  // declare states
  parameter S0 = 2'b00,
            S1 = 2'b01,
            S2 = 2'b10;
  // state register
  always @(posedge clk, posedge reset) begin
    if (reset) state <= S0;</pre>
    else state <= nextstate;</pre>
  end
```

```
always @(state, a) begin
  case (state)
    S0: if (a) nextstate = S0;
        else nextstate = S1;
    S1: if (a) nextstate = S2;
        else nextstate = S1;
    S2: if (a) nextstate = S0;
        else nextstate = S1;
    default: nextstate = S0;
    endcase
end
// output logic (output depends only on the state)
always @(state) begin
```

```
if (state == S2)
    y = 1'b1;
    else
        y = 1'b0;
end
```

endmodule

Pattern Detector: Moore's FSM



```
// file: patternMealy.v
// Mealy FSM to detect pattern
```


```
module patternMealy
(
  input clk,
  input reset,
  input a,
  output y
);
  reg state, nextstate;
  // define state
  parameter S0 = 0, S1 = 1;
  // state register
  always @(posedge clk, posedge reset) begin
    if (reset) state <= S0;</pre>
    else state <= nextstate;</pre>
  end
  // next state logic
  always @(state, a) begin
    case (state)
      S0: if (a) nextstate = S0;
          else nextstate = S1;
      S1: if (a) nextstate = S0;
          else nextstate = S1;
      default: nextstate = S0;
    endcase
```


```
end
```

```
// output logic
assign y = (a & state == S1);
```

```
endmodule
```

FSMs in Verilog (Pattern Detector: Mealy's FSM)






FSM State Encodings

- Binary encoding:
 - i.e., for four states, 00, 01, 10, 11
- One-hot encoding
 - One state bit per state
 - Only one state bit HIGH at once
 - i.e., for four states, 0001, 0010, 0100, 1000
 - Requires more flip-flops
 - Often next state and output logic is simpler

Example: Divide-by-N counter

• Design a divide-by-3 counter using binary and one-hot state encoding



Divide-by-3 counter




Table 3.6Divide-by-3 counterstate transition table

Current State	Next State
S0	S1
S1	S2
S2	SO

Table 3.7Divide-by-3counteroutput table

Current State	Output
SO	1
S1	0
S2	0


Divide-by-3 counter


 Table 3.8 One-hot and binary encodings for divide-by-3 counter

0	One	One-Hot Encoding			Binary Encoding	
State	<i>S</i> ₂	<i>S</i> ₁	S ₀	<i>S</i> ₁	S ₀	
SO	0	0	1	0	0	
S1	0	1	0	0	1	
S2	1	0	0	1	0	

Table 3.9 State transition table with binary encoding

Current State		Next	State
<i>S</i> ₁	S 0	S ₁ ⁺	<i>S</i> ₀ ⁺
0	0	0	1
0	1	1	0
1	0	0	0







27

Divide-by-3 counter

Table 3.10 State transition table with one-hot encoding

Current State		Next State			
<i>S</i> ₂	S ₁	S ₀	<i>S</i> ₂ ⁺	S ₁ ⁺	<i>S</i> ₀ ⁺
0	0	1	0	1	0
0	1	0	1	0	0
1	0	0	0	0	1





Divide-by-3 counter (one-hot encoding) in Verilog

```
// file: divideby3.v
// divide by 3 counter using one-hot encoding
module divideby3
(
    input clk,
    input reset,
    output y
);
    reg [2:0] state, nextstate;
    // define states
    parameter S0 = 3'b001,
        S1 = 3'b010,
        S2 = 3'b100;
    // state register
    always @(posedge clk, posedge reset) begin
    if (reset) state <= S0;</pre>
```

else state <= nextstate;</pre>

end

// next state logic
always @(state) begin
 case (state)
 S0: nextstate = S1;
 S1: nextstate = S2;
 S2: nextstate = S0;
 default: nextstate = S0;
 endcase
end

// output logic
assign y = (state == S0);

endmodule

Waves					_		_		
0 100	ns	200	ns	300	ns	400	ns	500	ns
+ 001	010	100	001	010	100	001	010	100	001 +
		9 100 ns	9 100 ns 200	9 100 ns 200 ns	9 100 ns 200 ns 300	100 ns 200 ns 300 ns 100	100 ns 200 ns 300 ns 400 100	100 ns 200 ns 300 ns 400 ns	100 ns 200 ns 300 ns 400 ns 500

Review of FSM Design Procedure

- 1. Identify inputs and outputs
- 2. Sketch state transition diagram or ASM diagram
- 3. Write state transition table
- 4. Select state encodings
- 5. For Moore machine:
 - a. Rewrite state transition table with state encodings
 - b. Write output table
- 6. For a Mealy machine:
 - a. Rewrite combined state transition and output table with state encodings
- 7. Write Boolean equations for next state and output logic
- 8. Sketch the circuit schematic

Next time

- S.L. Timing
 - Setup time
 - Hold Time
 - Clock Skew
 - Metastability


Timing of Synchronous S.L. circuits


CPEN 230 – Introduction to Digital Logic

Review

- Synchronous S.L. circuits
 - Breaks cyclic paths by inserting registers (combinational logic followed by register)
- Finite State Machines (FSMs)
 - Three blocks
 - Next state logic (C.L.)
 - State Register (S.L.)
 - Output Logic (C.L.)
- Types of FSMs
 - Moore (outputs depend only on current state)
 - Mealy (outputs depend on current state and current inputs)
- FSM State Encodings
- Coding FSMs in Verilog







Review: FSM Design


- 1. Identify inputs and outputs
- 2. Sketch state transition diagram or ASM diagram
- 3. Write state transition table
- 4. Select state encodings
- 5. For Moore machine:
 - a. Rewrite state transition table with state encodings
 - b. Write output table
- 6. For a Mealy machine:
 - a. Rewrite combined state transition and output table with state encodings
- 7. Write Boolean equations for next state and output logic
- 8. Sketch the circuit schematic

Timing

- Flip-flop samples *D* at clock edge
- *D* must be stable when sampled
- Similar to a photograph, *D* must be stable around clock edge (both ahead and after the edge = aperture time)
- If not, metastability can occur


Input Timing Constrains

- Setup time: t_{setup} = time before clock edge data must be stable (i.e. not changing)
- Hold time: *t*_{hold} = time *after* clock edge data must be stable
- Aperture time: t_a = time *around* clock edge data must be stable ($t_a = t_{setup} + t_{hold}$)




Output Timing Constrains

- Propagation delay: t_{p-cq} = time after clock edge the output Q is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: t_{c-cq} = time after clock edge Q might start being unstable (i.e., start changing)



Propagation delay vs. Contamination delay




- Propagation delay t_{d-ab} and contamination delay t_{c-ab} .
- The contamination delay of a logic block is the time from when the first input signal first changes to when the first output signal first changes.
- The propagation delay of a logic block is the time from when the last input signal last changes to when the last output signal last changes


7

Dynamic Discipline


- Any generic path in a synchronous sequential circuit, can be mapped in the RTL (register transfer level) structure of figure (a)
- Synchronous sequential circuit inputs must be stable during aperture (setup and hold) time around clock edge. In other words, inputs must be stable
 - at least t_{setup} before the clock edge
 - at least until t_{hold} after the clock edge



Setup Time Constraint




- The input to register R2 must be stable at least t_{setup} before clock edge
- It depends on the maximum delay it takes to process the signal sampled by R2 (i.e., the maximum delay it takes to go through R1 and the combinational logic)




9

Hold Time Constraint




- The input to register R2 must be stable for at least t_{hold} after the clock edge
- It depends on the **minimum** delay it takes to go though register R1 and the combinational logic




The effect of clock skew

- The clock doesn't arrive at all registers at same time
- Skew: difference between two clock edges
- Perform most problematic case analysis to guarantee dynamic discipline is not violated for any register (many registers in a system!)




Setup Time constraint with skew



• The most problematic scenario occurs when CLK2 is earlier

$$T_c \ge t_{p-cq} + t_{pd} + t_{setup} + t_{skew}$$

Hold Time constraint with skew





• The most problematic scenario occurs when CLK2 is later

$$t_{hold} \le t_{c-cq} + t_{c-d} - t_{skew}$$


Violating the Dynamic Discipline

Asynchronous inputs (for example, user inputs) might violate the dynamic discipline






Metastability: Example



Metastability: Example



One Last FSM Design Example

CPEN 230 – Introduction to Digital Logic

FSM Design

- 1. Identify inputs and outputs
- 2. Sketch state transition diagram or ASM diagram
- 3. Write state transition table
- 4. Select state encodings
- 5. For Moore machine:
 - a. Rewrite state transition table with state encodings
 - b. Write output table
- 6. For a Mealy machine:
 - a. Rewrite combined state transition and output table with state encodings
- 7. Write Boolean equations for next state and output logic
- 8. Sketch the circuit schematic

Example: Design a Rising-edge Detector

• A rising-edge detector is a circuit that generates a one-clock cycle high level value when the input signal change from 0 to 1.

In class Activity