



## Step 1 - Generate a firmware


- Download Keil uVision 5 (<http://www.keil.com/dd/chip/3509.htm> → CA51 Compiler Kit and *REG51.H*)
- Add *REG51.H* to *C:\Keil\_v5\C51\INC*
- Keil uVision 5 → New uVision Project... → Oregano Systems (8051 IP Core)




- Answer Yes





- Create a new file, paste source code, save as *main.c*
- Add *main.c* to project






- Project → Options for Target




- Build → In *project\_directory/Objects* a *project\_name.hex* file is created.

## Step 2 - Import 8051 IP Core



- Download Quartus II 14.1
- Download 8051 IP Core (<http://www.oreganosystems.at/> → mc8051\_cyclone\_nios.zip)
- Quartus II 14.1 → New Project Wizard..



- Copy *vhdl* from mc8051\_cyclone\_nios.zip to project directory and remove all \*\_*cfg.vhd* files



- Add/Remove Files in Project...




Order is important!

Move up → `vhdl/mc8051_p.vhd`

Move down  
`vhdl/mc8051_top_vhd`




→ Move down →  
`vhdl/mc8051_struct.vhd`

- General → Top-Level Entity → *mc8051\_top*



## Step 3 - Finalizing architecture

- Create instance of mc8051\_rom (ROM: 1-PORT)




MegaWizard Plug-In Manager [page 2 of 5]

## ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Cken/Acfs > Mem Init >



Which ports should be registered?

- 'data' input port
- 'address' input port
- 'q' output port

Create one dock enable signal for each dock signal.  
Note: All registered ports are controlled by the enable signal(s) More Options...

Create byte enable for port A

What is the width of a byte for byte enables?  bits

Create an 'ad' asynchronous clear for the registered ports More Options...

Create a 'rden' read enable signal

Resource Usage  
8 M9K

Cancel < Back Next > Finish


MegaWizard Plug-In Manager [page 3 of 5]

## ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Cken/Acfs > Mem Init >



Do you want to specify the initial content of the memory?

- No, leave it blank
- Initialize memory content data to XX..X on power-up in simulation
- Yes, use this file for the memory content data  
(You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif])

Browse...

File name:

The initial content file should conform to which port's dimensions?


Allow In-System Memory Content Editor to capture and update content independently of the system clock

The 'Instance ID' of this ROM is:

Resource Usage  
8 M9K

Cancel < Back Next > Finish

- Create instance of mc8051\_ram (RAM: 1-PORT)





MegaWizard Plug-In Manager [page 1 of 6]

## RAM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

Widths/Blk Type/Clks > Regs/Clock/Byte Enable/Adrs > Read During Write Option > Mem Init >

Currently selected device family: Cyclone IV E

Match project/default

How wide should the 'q' output bus be? 8 bits

How many 8-bit words of memory? 128 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

Auto  MLAB  M9K

M144K  LCs

Set the maximum block depth to Auto words

What docking method would you like to use?

Single clock

Dual clock: use separate 'input' and 'output' clocks

Resource Usage

1 M9K

MegaWizard Plug-In Manager [page 2 of 6]

## RAM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

Widths/Blk Type/Clks > Regs/Clock/Byte Enable/Adrs > Read During Write Option > Mem Init >

Which ports should be registered?

'data' and 'wren' input ports

'address' input port

'q' output port

Create one clock enable signal for each clock signal.

Note: All registered ports are controlled by the enable signal(s)

Create byte enable for port A

What is the width of a byte for byte enables? 8 bits



Create an 'aclr' asynchronous clear for the registered ports

Create a 'rden' read enable signal




Resource Usage

1 M9K

- Create instance of mc8051\_ramx (RAM: 1-PORT)



- Create instance of cyclonepll (ALTPLL)



MegaWizard Plug-In Manager [page 6 of 12]

**ALTPLL** About Documentation

1 Parameter Settings | 2 PLL Reconfiguration | 3 **Output Clocks** | 4 EDA | 5 Summary

clk c0 > clk c1 > clk c2 > clk c3 > **clk c4**

Cyclone IV E

### c0 - Core/External Output Clock

*Able to implement the requested PLL*

Use this clock

**Clock Tap Settings**

Enter output clock frequency: Requested Settings: 100.00000000 MHz, Actual Settings: 25.000000

Enter output clock parameters:

  Clock multiplication factor: 1

  Clock division factor: 2 << Copy

  Clock phase shift: 0.00 deg, 0.00

  Clock duty cycle (%): 50.00, 50.00



Description	Val
Primary clock VCO frequency (MHz)	60
Modulus for M counter	12

Note: The displayed internal settings of the PLL is recommended for use by advanced users only

Per Clock Feasibility Indicators: c0 c1 c2 c3 c4

Cancel < Back Next > Finish

- Create instance of mc8051\_pram (RAM: 2-PORT)




## Step 4 - Pin Assignment

Node Name	Direction	Location		
in all_rxd_i[0]	Input			
out all_rxd_o[0]	Output			
out all_rxdwr_o[0]	Output			
in all_t0_i[0]	Input			
in all_t1_i[0]	Input			
out all_txd_o[0]	Output			
in ck	Input	PIN_Y2		
in int0_i[0]	Input			
in int1_i[0]	Input			
in p0_i[7]	Input			
in p0_i[6]	Input			
in p0_i[5]	Input			
in p0_i[4]	Input			
in p0_i[3]	Input			
in p0_i[2]	Input			
in p0_i[1]	Input			
in p0_i[0]	Input			
out p0_o[7]	Output	PIN_G21		
out p0_o[6]	Output	PIN_G22		
out p0_o[5]	Output	PIN_G20		
out p0_o[4]	Output	PIN_H21		
out p0_o[3]	Output	PIN_E24		
out p0_o[2]	Output	PIN_E25		
out p0_o[1]	Output	PIN_E22		
out p0_o[0]	Output	PIN_E21		
in p1_i[7]	Input			
in p1_i[6]	Input			
in p1_i[5]	Input			
in p1_i[4]	Input			
in p1_i[3]	Input			
in p1_i[2]	Input			
in p1_i[1]	Input			
in p1_i[0]	Input			
out p1_o[7]	Output			
out p1_o[6]	Output			
out p1_o[5]	Output			
out p1_o[4]	Output			
out p1_o[3]	Output			
out p1_o[2]	Output			
out p1_o[1]	Output			
out p1_o[0]	Output			
in p2_i[7]	Input			
in p2_i[6]	Input			
in p2_i[5]	Input			
in p2_i[4]	Input			
in p2_i[3]	Input			
in p2_i[2]	Input			
in p2_i[1]	Input			
in p2_i[0]	Input			
out p2_o[7]	Output			
out p2_o[6]	Output			
out p2_o[5]	Output			
out p2_o[4]	Output			
out p2_o[3]	Output			
out p2_o[2]	Output			
out p2_o[1]	Output			
out p2_o[0]	Output			
in p3_i[7]	Input			
in p3_i[6]	Input			
in p3_i[5]	Input			
in p3_i[4]	Input			
in p3_i[3]	Input			
in p3_i[2]	Input			
in p3_i[1]	Input			
in p3_i[0]	Input			
out p3_o[7]	Output			
out p3_o[6]	Output			
out p3_o[5]	Output			
out p3_o[4]	Output			
out p3_o[3]	Output			
out p3_o[2]	Output			
out p3_o[1]	Output			
out p3_o[0]	Output			
in reset_n	Input	PIN_AB28		
<<new node>>				

## Step 5 - Compile Design

- Compile design
- Program Device



- Enhance compilation speed during firmware revisions by enabling *smart compilation*

