library ieee;
USE ieee.std_logic_1164.all;

entity light is
port (x1,x2: in std_logic;
		f:     out std_logic);
end light;

architecture rtl of light is
begin
    f <= (x1 and not x2) or (not x1 and x2);
end rtl;