


## CPEN430 - Problem Set

### Problem #1

Given the following circuit code it and simulate it in VHDL.



- Synthesize the circuit with Altera's Quartus. Attach your VHDL code and snapshot of the synthesized code (hint: use RTL viewer)
- Write a VHDL testbench for the circuit and simulate it using Modelsim. Attach your testbench code and a snapshot of your simulation's waveforms. NOTE: The background must be white !!!