



# Capacitance of the MOS structure



**The capacitance we refer in MOS theory is always the small signal capacitance:**

$$C(V_{GB}) = \frac{dQ_g}{dV_{gb}} \Big|_{V_{GB}} \equiv \frac{dq_G}{dv_{GB}} \Big|_{V_{GB}}$$



**MOS C-V Characteristic measurements are a commonly used method of determining gate oxide thickness, substrate doping concentration, flat-band voltage and threshold voltage**

► **Figure 3.35** (a) Gate charge as a function of gate-bulk voltage for an MOS capacitor on a p-type substrate with a 150 Å-thick gate oxide and a substrate doping  $N_s = 10^{17} \text{ cm}^{-3}$  and (b) capacitance as a function of gate-bulk voltage, found by graphically differentiating (a).

# MOS C-V behavior

- Accumulation

$$C = C_{ox}$$

- Depletion

$$C = \frac{C_{ox} C_{dep}}{C_{ox} + C_{dep}} \quad \text{series of } C_{ox} \text{ and } C_{dep}$$

- Inversion

$$C = C_{ox}$$

# Mathematical Derivation

- Accumulation:  $v_{GB} \leq V_{FB}$

$$C = \frac{d [C_{ox}(v_{GB} - V_{FB})]}{dv_{GB}} \Big|_{V_{GB}} = C_{ox}$$


- Inversion:  $v_{GB} > V_{TH}$

$$C = \frac{d [C_{ox}(v_{GB} - V_{TH}) - Q_{dep,max}]}{dv_{GB}} \Big|_{V_{GB}} = C_{ox}$$

# Mathematical Derivation

- Depletion:  $V_{FB} < v_{GB} \leq V_{TH}$

$$\mathbb{C} = \frac{d[-\mathbb{Q}_{dep}]}{dv_{GB}} \Big|_{V_{GB}}$$



$$-\mathbb{Q}_{dep} = q N_A X_d$$

$$X_d = \frac{\epsilon_s}{\mathbb{C}_{ox}} \left( \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(v_{GB} - V_{FB})}{q N_A \epsilon_s}} - 1 \right)$$

$$= \frac{d}{dv_{GB}} \left[ \frac{q N_A \epsilon_s}{\mathbb{C}_{ox}} \left( \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(v_{GB} - V_{FB})}{q N_A \epsilon_s}} - 1 \right) \right]_{V_{GB}} =$$

$$= \frac{d}{dv_{GB}} \left[ \frac{q N_A \epsilon_s}{\mathbb{C}_{ox}} \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(v_{GB} - V_{FB})}{q N_A \epsilon_s}} - \frac{q N_A \epsilon_s}{\mathbb{C}_{ox}} \right]_{V_{GB}} =$$

$$= \frac{q N_A \epsilon_s}{\mathbb{C}_{ox}} \frac{d}{dv_{GB}} \left[ \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(v_{GB} - V_{FB})}{q N_A \epsilon_s}} \right]_{V_{GB}} = \longrightarrow$$

# Mathematical Derivation

$$= \frac{q N_A \epsilon_s}{C_{ox}} \frac{d}{dv_{GB}} \left[ \left( 1 + \frac{2 C_{ox}^2 (v_{GB} - V_{FB})}{q N_A \epsilon_s} \right)^{1/2} \right]_{V_{GB}} =$$

$$= \frac{\cancel{q N_A \epsilon_s}}{\cancel{C_{ox}}} \left[ \frac{1}{2} \left( 1 + \frac{2 C_{ox}^2 (v_{GB} - V_{FB})}{q N_A \epsilon_s} \right)^{-1/2} \left( \frac{\cancel{2 C_{ox}^2}}{\cancel{q N_A \epsilon_s}} \right) \right]_{V_{GB}} =$$

$$= \frac{C_{ox}}{\sqrt{1 + \frac{2 C_{ox}^2 (V_{GB} - V_{FB})}{q N_A \epsilon_s}}}$$

**Capacitance in Depletion**  
 $V_{FB} < v_{GB} \leq V_{TH}$

- In order to better understand the “nature” of the capacitance we just found let's try to express it in term of the depletion layer width

# Mathematical Derivation

$$X_d = \frac{\epsilon_s}{\mathbb{C}_{ox}} \left( \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(V_{GB} - V_{FB})}{q N_A \epsilon_s}} - 1 \right) =$$

$$= \frac{\epsilon_s}{\mathbb{C}_{ox}} \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(V_{GB} - V_{FB})}{q N_A \epsilon_s}} - \frac{\epsilon_s}{\mathbb{C}_{ox}}$$



$$X_d + \frac{\epsilon_s}{\mathbb{C}_{ox}} = \frac{\epsilon_s}{\mathbb{C}_{ox}} \sqrt{1 + \frac{2\mathbb{C}_{ox}^2(V_{GB} - V_{FB})}{q N_A \epsilon_s}}$$



$$\frac{1}{\sqrt{1 + \frac{2\mathbb{C}_{ox}^2(V_{GB} - V_{FB})}{q N_A \epsilon_s}}} = \frac{\epsilon_s / \mathbb{C}_{ox}}{X_d + \epsilon_s / \mathbb{C}_{ox}}$$

# Mathematical Derivation

$$\frac{1}{\sqrt{1 + \frac{2C_{ox}^2(V_{GB} - V_{FB})}{qN_A\epsilon_s}}} = \frac{\epsilon_s/C_{ox}}{X_d + \epsilon_s/C_{ox}}$$

$\epsilon_s/C_{ox}$

$X_d + \epsilon_s/C_{ox}$

$\frac{X_d}{\epsilon_s} + \frac{1}{C_{ox}}$

$\epsilon_s/X_d$

$\downarrow$

**NOTE:  $\epsilon_s/X_d$  is simply the capacitance per area of the depletion region**


$$C = \frac{1}{\frac{1}{\epsilon_s/X_d} + \frac{1}{C_{ox}}} = \frac{1}{\frac{1}{C_{dep}} + \frac{1}{C_{ox}}} = \frac{C_{ox} \cdot C_{dep}}{C_{ox} + C_{dep}}$$

$\frac{C_{ox} \cdot C_{dep}}{C_{ox} + C_{dep}}$


$Series of C_{ox} and C_{dep}$

# Physical Interpretation

- We investigate where the increment in gate charge  $q_g$  due to a positive increment in the gate voltage  $v_{gb}$  (relative to the DC gate voltage  $V_{GB}$  and charge  $Q_G$ ) is mirrored for each of the three operating regions




# Accumulation



- The charge increment on the gate is mirrored in the accumulated holes under the oxide/substrate interface

► **Figure 3.37** Charge density  $\rho(x)$  for a MOS structure on a p-type substrate in accumulation: (a) bias voltage  $V_{GB} < V_{FB}$ , (b) perturbed charge density  $\rho'(x)$  for  $V_{GB} = V_{GB} + v_{gb}$ , where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta\rho(x) = \rho'(x) - \rho(x)$  showing that the incremental charges  $\pm q_g$  are separated by the gate oxide. The small-signal model in accumulation is the oxide capacitance.


# Depletion



- The gate charge increment is mirrored at the bottom of the depletion region. The incremental charges  $+q_g$  and  $-q_g$  are separated by an oxide layer of thickness  $t_{ox}$  with capacitance  $C_{ox} = \epsilon_s / t_{ox}$  and a depletion region of thickness  $X_d(V_{GB})$  with capacitance  $\epsilon_s / X_d(V_{GB})$ .

► **Figure 3.38** Charge density  $p(x)$  for a MOS structure on a p-type substrate in depletion: (a) bias voltage  $V_{FB} < V_{GB} < V_{T_{ox}}$  (b) perturbed charge density  $p'(x)$  for  $V_{GB} = V_{GB} + v_{gb}$ , where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta p(x) = p'(x) - p(x)$  showing that the incremental charges  $\pm q_g$  are separated by the gate oxide and the depletion region. The small-signal model in depletion is two capacitors in series.

# Inversion




For an inverted MOS capacitor, an increment in gate voltage is mirrored in an increase electron charge in the inversion layer


► **Figure 3.39** Charge density  $\rho(x)$  for a MOS capacitor on a p-type substrate in inversion: (a) bias voltage  $V_{GB} > V_{TN}$  (b) perturbed charge density  $\rho'(x)$  for  $V_{GB} = V_{GB} + v_{gb}$ , where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta\rho(x) = \rho'(x) - \rho(x)$  showing that the incremental gate charge is mirrored by an increment in the electron inversion charge. Therefore, the small-signal model in the inversion region is again the oxide capacitance.

# MOS C-V behavior with frequency

- LF



- HF



- If the signal is too fast the device cannot keep up forming the inversion layer