### **Capacitance of the MOS structure**



The capacitance we refer in MOS theory is always the small signal capacitance:

$$C(V_{GB}) = \frac{dQ_g}{dV_{gb}} \mid_{V_{GB}} \equiv \frac{dq_G}{dv_{GB}} \mid_{V_{GB}}$$

MOS C-V Characteristic measurements are a commonly used method of determining gate oxide thickness, substrate doping concentration, flat-band voltage and threshold voltage

▶ Figure 3.35 (a) Gate charge as a function of gate-bulk voltage for an MOS capacitor on a p-type substrate with a 150 Å-thick gate oxide and a substrate doping  $N_g = 10^{17}$  cm<sup>-3</sup> and (b) capacitance as a function of gate-bulk voltage, found by graphically differentiating (a).

## **MOS C-V** behavior

Accumulation

$$C = C_{ox}$$

Depletion

$$C = \frac{C_{ox} C_{dep}}{C_{ox} + C_{dep}} \quad series \text{ of } C_{ox} \text{ and } C_{dep}$$

Inversion



• Accumulation:  $v_{GB} \leq V_{FB}$ 

$$\mathbb{C} = \frac{d \left[\mathbb{C}_{ox} (v_{GB} - V_{FB})\right]}{dv_{GB}} |_{V_{GB}} = \mathbb{C}_{ox}$$

• Inversion:  $v_{GB} > V_{TH}$ 

$$\mathbb{C} = \frac{d \left[\mathbb{C}_{ox} (v_{GB} - V_{TH}) - \mathbb{Q}_{dep,max}\right]}{d v_{GB}} |_{V_{GB}} = \mathbb{C}_{ox}$$

• Depletion:  $V_{FB} < v_{GB} \le V_{TH}$  $\mathbb{C} = \frac{d[-\mathbb{Q}_{dep}]}{dv_{GB}}|_{V_{GB}} = X_{d} = \frac{-\mathbb{Q}_{dep} = q N_A X_d}{\left(\sqrt{1 + \frac{2\mathbb{C}_{ox}^2(v_{GB} - V_{FB})}{q N_A \epsilon_s}} - 1\right)}$ 

$$= \frac{d}{dv_{GB}} \left[ \frac{q N_A \epsilon_s}{\mathbb{C}_{ox}} \left( \sqrt{1 + \frac{2 \mathbb{C}_{ox}^2 (v_{GB} - V_{FB})}{q N_A \epsilon_s}} - 1 \right) \right]_{V_{GB}} =$$

$$= \frac{d}{dv_{GB}} \left[ \frac{q N_A \epsilon_s}{\mathbf{C}_{ox}} \sqrt{1 + \frac{2 \mathbf{C}_{ox}^2 (v_{GB} - V_{FB})}{q N_A \epsilon_s}} - \frac{q N_A \epsilon_s}{\mathbf{C}_{ox}} \right]_{V_{GB}} =$$

$$= \frac{q N_A \epsilon_s}{\mathbf{C}_{ox}} \frac{d}{dv_{GB}} \left[ \left( \sqrt{1 + \frac{2 \mathbf{C}_{ox}^2 (v_{GB} - V_{FB})}{q N_A \epsilon_s}} \right) \right]_{V_{GB}} = - \mathbf{P}$$

![](_page_4_Figure_0.jpeg)

 In order to better understand the "nature" of the capacitance we just found let's try to express it in term of the depletion layer width

$$X_{d} = \frac{\epsilon_{s}}{\mathbf{C}_{ox}} \left( \sqrt{1 + \frac{2 \mathbf{C}_{ox}^{2} (V_{GB} - V_{FB})}{q N_{A} \epsilon_{s}}} - 1 \right) =$$

$$= \frac{\epsilon_{s}}{\mathbf{C}_{ox}} \sqrt{1 + \frac{2 \mathbf{C}_{ox}^{2} (V_{GB} - V_{FB})}{q N_{A} \epsilon_{s}}} - \frac{\epsilon_{s}}{\mathbf{C}_{ox}}$$

$$\downarrow$$

$$X_{d} + \frac{\epsilon_{s}}{\mathbf{C}_{ox}} = \frac{\epsilon_{s}}{\mathbf{C}_{ox}} \sqrt{1 + \frac{2 \mathbf{C}_{ox}^{2} (V_{GB} - V_{FB})}{q N_{A} \epsilon_{s}}}$$

$$\downarrow$$

$$\frac{1}{\sqrt{1 + \frac{2 \mathbf{C}_{ox}^{2} (V_{GB} - V_{FB})}{q N_{A} \epsilon_{s}}} = \frac{\epsilon_{s} / \mathbf{C}_{ox}}{X_{d} + \epsilon_{s} / \mathbf{C}_{ox}}}$$

![](_page_6_Figure_1.jpeg)

# **Physical Interpretation**

 We investigate where the increment in gate charge q<sub>g</sub> due to a positive increment in the gate voltage v<sub>gb</sub> (relative to the DC gate voltage V<sub>GB</sub> and charge Q<sub>G</sub>) is mirrored for each of the three operating regions

![](_page_7_Figure_2.jpeg)

MOS capacitor

## Accumulation

![](_page_8_Figure_1.jpeg)

The charge increment on the gate is mirrored in the accumulated holes under the oxide/substrate interface

► Figure 3.37 Charge density p(x) for a MOS structure on a p-type substrate in accumulation: (a) bias voltage  $V_{GB} < V_{FB}$  (b) perturbed charge density p'(x) for  $v_{GB} = V_{GB} + v_{gb}$ , where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta p(x) = p'(x) - p(x)$  showing that the incremental charges  $\pm q_g$  are separated by the gate oxide. The small-signal model in accumulation is the oxide capacitance.

## Depletion

![](_page_9_Figure_1.jpeg)

► Figure 3.38 Charge density  $\rho(x)$  for a MOS structure on a p-type substrate in depletion: (a) bias voltage  $V_{FB} < V_{GB} < V_{Tor}$  (b) perturbed charge density  $\rho'(x)$  for  $v_{GB} = V_{GB}' + v_{gb'}$  where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta\rho(x) = \rho'(x) - \rho(x)$  showing that the incremental charges  $\pm q_g$  are separated by the gate oxide and the depletion region. The small-signal model in depletion is two capacitors in series.

The gate charge increment is mirrored at the bottom of the depletion region. The incremental charges  $+q_g$ and  $-q_g$  are separated by an oxide layer of thickness  $t_{ox}$  with capacitance  $C_{ox}$ =  $\epsilon_s/t_{ox}$  and a depletion region of thickness  $X_d(V_{GB})$  with capacitance  $\epsilon_s/X_d(V_{GB})$ .

### Inversion

![](_page_10_Figure_1.jpeg)

► Figure 3.39 Charge density p(x) for a MOS capacitor on a p-type substrate in inversion: (a) bias voltage  $V_{GB} > V_{Tar}$  (b) perturbed charge density p'(x) for  $v_{GB} = V_{GB} + v_{gbr}$  where the incremental voltage  $v_{gb} > 0$ , and (c) incremental charge density  $\Delta p(x) = p'(x) - p(x)$  showing that the incremental gate charge is mirrored by an increment in the electron inversion charge. Therefore, the small-signal model in the inversion region is again the oxide capacitance.

For an inverted MOS capacitor, an increment in gate voltage is mirrored in an increase electron charge in the inversion layer

# **MOS C-V** behavior with frequency

• LF • HF

![](_page_11_Figure_2.jpeg)

 If the signal is too fast the device cannot keep up forming the inversion layer