



Problem Set

Problem 1


Whenever logic gates are built using transmission gates or pass transistors an important issue that needs to be taken into consideration is the so-called charge sharing problem.



Assume the transmission gate (or pass transistor) is initially “open” and the capacitances C_A and C_Z are respectively charged at V_A and V_Z .



Find out the voltage across C_A and C_Z when the transmission gate (or pass transistor) is finally “closed”.



Problem

Draw the logic-level schematic of a CMOS positive edge triggered D flip-flop with asynchronous clear (use only inverters, 2-input nands, and transmission gates)

Truth Table:

d	cp	cd	q
0	↑	1	0
1	↑	1	1
x	x	0	0

approach: just use a nand gate instead of an inverter in the feedback path of the basic latch cell