


Flipflop based Sequential Systems: Max-delay, Min-delay, Clock Skew

Slides adapted from:

N. Weste, D. Harris, *CMOS VLSI Design*,
© Addison-Wesley, 3/e, 2004


Max-Delay: Flip-Flops





$$t_{pd} \leq T_c - \underbrace{(t_{setup} + t_{pcq})}_{\text{sequencing overhead}}$$

Min-Delay: Flip-Flops

$$t_{pcq} + t_{pd} \geq t_{hold}$$



Skew: Flip-Flops



If we assume positive skew :

constraints gets "easier" $\rightarrow T_c - t_{setup} \geq t_{pd} + t_{pcq} - |t_{skew}| \leftarrow$ Max-delay constraints

constraints gets "tougher" $\rightarrow t_{hold} \leq t_{pd} + t_{pcq} - |t_{skew}| \leftarrow$ Min-delay constraints