


# Flipflop based Sequential Systems: Max-delay, Min-delay, Clock Skew

Slides adapted from:

N. Weste, D. Harris, *CMOS VLSI Design*,  
© Addison-Wesley, 3/e, 2004


# Max-Delay: Flip-Flops




$$t_{\text{pd}} \leq T_c - \underbrace{\left( t_{\text{setup}} + t_{\text{pcq}} \right)}_{\text{sequencing overhead}}$$

# Min-Delay: Flip-Flops

$$t_{pcq} + t_{pd} \geq t_{hold}$$



# Skew: Flip-Flops



constraints gets “easier” →  $T_c - t_{setup} \geq t_{pd} + t_{pcq} - |t_{skew}|$  ↪ **Max-delay constraints**

constraints gets “tougher” →  $t_{hold} \leq t_{pd} + t_{pcq} - |t_{skew}|$  ↪ **Min-delay constraints** 4